
MOTOROLA
Chapter 3. Instruction Set Model
3-31
Instruction Set Summary
3.2.5.3
Memory Control Instructions—VEA
Memory control instructions include the following types:
Cache management instructions
Segment register manipulation instructions
Translation lookaside buffer management instructions
This section describes the user-level cache management instructions defined by the VEA.
See Section 3.2.6.3, “Memory Control Instructions—OEA,” for information about
supervisor-level cache, segment register manipulation, and translation lookaside buffer
management instructions.
The instructions listed in Table 3-28 provide user-level programs the ability to manage
on-chip caches when they exist.
As with other memory-related instructions, the effect of the cache management instructions
on memory are weakly ordered. If the programmer needs to ensure that cache or other
instructions have been performed with respect to all other processors and system
mechanisms, a
sync
instruction must be placed in the program following those instructions.
Note that when data address translation is disabled (MSR[DR] = 0), the Data Cache Block
Set to Zero (
dcbz
) instruction allocates a cache block in the cache and may not verify that
the physical address is valid. If a cache block is created for an invalid physical address, a
machine check condition may result when an attempt is made to write that cache block back
to memory. The cache block could be written back as a result of the execution of an
instruction that causes a cache miss and the invalid addressed cache block is the target for
replacement or a Data Cache Block Store (
dcbst
) instruction.
Table 3-27. Memory Synchronization Instructions—VEA
Name
Mnemonic
Operand Syntax
Enforce In-Order Execution of I/O
eieio
—
Instruction Synchronize
isync
—
Table 3-28. User-Level Cache Instructions
Name
Mnemonic
Operand Syntax
Data Cache Block Flush
dcbf
rA,rB
Data Cache Block Set to Zero
dcbz
rA,rB
Data Cache Block Store
dcbst
rA,rB
Data Cache Block Touch
dcbt
rA,rB
Data Cache Block Touch for Store
dcbtst
rA,rB
Instruction Cache Block Invalidate
icbi
rA,rB
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.