
Index-4
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
E–E
enable, 2-12
fill operations, 4-8
flash invalidate, 2-13
lock, 2-12
locking, 4-7
organization, 4-6
touch load operations, 4-8
touch load support, 4-8
way-lock, 2-16
Data cache enable, 4-7
Data cache flash invalidate, 4-6
data coherency, 10-4
Data load translation miss, 5-5
Data storage interrupt (DSI),
see
DSI exception
Data store translation miss, 5-5
Data TLB miss on load exception, 5-36
Data TLB miss on store exception, 5-37
Data transfers
alignment, 3-1, 9-14
burst ordering, 9-14
eciwx and ecowx instructions, alignment, 9-18
signals, 9-23
DBAT, 1-3
DBB signal, 8-30, 9-7, 9-22
DBCR, 11-1
DBDIS signal, 8-36
DBG signal, 8-29, 9-7
DBWO signal, 8-29, 9-7, 9-23
DCFI, 4-38
DCMP, 6-34, 6-37
DCMP and ICMP registers, 6-34
Debug control registers, 11-1
Debug control signals, 8-51
Decrementer, 5-5
exception, 10-2
interrupt, 5-32, 10-2
timer, 10-2
Default power state, 10-2
Defined instruction class, 3-7
Destination registers, 11-2
DH
n
/DL
n
signals, 8-32
Direct address translation (translation disabled)
data accesses, 4-11, 6-9, 6-11, 6-19
instruction accesses, 4-11, 6-9, 6-11, 6-19
Direct-store access on the 603e, 4-10
Dispatch considerations, 7-13
DLOCK, 4-7, 4-37
DMISS, 6-37
DMISS/IMISS registers, 6-34
DMMU, 6-25
DBCR, 11-6
Double-word, 4-2
Doze mode, 10-2
DPE signal, 8-35
DP
n
signals, 8-34
DR, 5-14
DRTRY signal, 8-38, 9-24, 9-27
DSI, 5-4, 11-2
DSI exception, 5-24, 11-2, 11-3, 11-4
DSISR, 5-1, 11-2
DTLB, 1-3
Dynamic power management, 10-1
enable (DPM), 2-12
modes, 10-2
E
ECC errors, 9-28
Effective address, 11-2
Effective address calculation
address translation, 6-3
branches, 3-9, 3-26
loads and stores, 3-9, 3-19, 3-24
Error termination, 9-27
Exception, 11-2
Exception little-endian mode, 2-7
Exception prefix, 2-7
Exception vector, 11-8
Exception vector range, 11-2
Exception vectors and priority, 11-6
Exceptions
alignment exception, 5-28
classifications, 5-2
critical interrupt, 5-33
data TLB miss on load, 5-36
data TLB miss on store, 5-37
decrementer interrupt, 5-32
DSI, 5-24
enabling and disabling, 5-14
external interrupt, 5-27
FP unavailable, 5-32
instruction address breakpoint, 5-6, 5-37
instruction related, 3-10
instruction TLB miss, 5-36
machine check, 5-22
overview, 1-26
processing, 5-9, 5-15
program, 5-31
register settings
FPSCR, 5-31
MSR, 5-18
SRR0/SRR1, 5-10
reset, 5-19
returning from an exception handler, 5-16
summary, 3-10
system call, 5-34
system management interrupt, 5-39
trace, 5-34
F
Freescale Semiconductor, Inc.
n
.