
2-20
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Register Set
2.1.2.11 SPRG4–SPRG7 (G2_LE Only)
The G2_LE core provides four additional SPRG (SPRG4–SPRG7) registers for general
operating system use, such as performing a fast state save or for supporting multiprocessor
implementations. The formats of SPRG4–SPRG7 are shown in Figure 2-13.
Figure 2-13. SPRG0–SPRG7 Registers
For information on conventional uses for SPRG4–SPRG7, refer to Section 5.2.1.3,
“SPRG4–SPRG7 (G2_LE Only).”
2.1.2.12 System Version Register (SVR)—G2_LE Only
The system version register (SVR) is 32-bit (G2_LE specific), read-only register that
identifies the specific version (model) and revision level of the system on a chip (SOC),
including the processor core identification by the PVR. Supervisor mode write access is
reserved for future use. The SVR can be accessed with
mfspr
using SPR286. The bits in
SVR are defined in Table 2-12.
Note that all bits within this register must be programmed by the SOC and unused bits must
be set to zero. Also, SVR4–SVR15 are control fields for this register.
2.1.2.13 System Memory Base Address (MBAR)—G2_LE Only
The G2_LE core implements a new memory base address register (MBAR) to support the
system level memory map. The MBAR can be accessed with
mtspr
or
mfspr
using
Table 2-12. System Version Register (SVR) Bit Settings
Bits
Name
Description
0–3
CID
Company or manufacturer ID. These bits are required.
Bit 0 must set to 1.
4–9
SOCOP
1
1
The SID values are assigned by the PowerPC architecture.
2
The SOC value is an optional field assigned by the SOC design integrator.
SOC Integration options. This optional field identifies the SOC device specific options that
are integrated within the SOC. The field reads 0 when it is not used.
10–15
SID
2
SOC ID. This required field is used to identify the SOC device.
16–19
PROC
Process revision field. This optional field is used to indicate different process revisions of the
SOC.
20–23
MFG
Manufacturing revision. This optional field identifies uniquely different manufacturing
revisions of the SOC.
24–27
MJREV
Major SOC design revision indicator. This is a required field.
28-31
MNREV
Minor SOC design revision indicator. This is a required field.
SPRG
n
0
31
F
Freescale Semiconductor, Inc.
n
.