
Glossary-10
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Page fault.
A page fault is a condition that occurs when the processor
attempts to access a memory location that does not reside within a
page
not currently resident in
physical memory
. On PowerPC
processors, a page fault exception condition occurs when a
matching, valid
page table entry
(PTE[V] = 1) cannot be located.
Page table.
A table in memory is comprised of
page table entries
, or PTEs.
It is further organized into eight PTEs per PTEG (page table entry
group). The number of PTEGs in the page table depends on the size
of the page table (as specified in the SDR1 register).
Page table entry (PTE).
Data structures containing information used to
translate
effective address
to physical address on a 4-Kbyte page
basis. A PTE consists of 8 bytes of information in a 32-bit processor
and 16 bytes of information in a 64-bit processor.
Park.
The act of allowing a bus master to maintain bus mastership without
having to arbitrate.
Physical memory.
The actual memory that can be accessed through the
system’s memory bus.
Pipelining.
A technique that breaks operations, such as instruction
processing or bus transactions, into smaller distinct stages or tenures
(respectively) so that a subsequent operation can begin before the
previous one has completed.
Precise exceptions.
A category of exception for which the pipeline can be
stopped so instructions that preceded the faulting instruction can
complete and subsequent instructions can be flushed and
redispatched after exception handling has completed. See
Imprecise
exceptions
.
Primary opcode.
The most-significant 6 bits (bits 0–5) of the instruction
encoding that identifies the type of instruction.
Program order.
The order of instructions in an executing program. More
specifically, this term is used to refer to the original order in which
program instructions are fetched into the instruction queue from the
cache.
Protection boundary.
A boundary between
protection domains
.
Protection domain.
A protection domain is a segment, a virtual page, a BAT
area, or a range of unmapped effective addresses. It is defined only
when the appropriate relocate bit in the MSR (IR or DR) is 1.
F
Freescale Semiconductor, Inc.
n
.