
MOTOROLA
Chapter 8. Signal Descriptions
8-25
Signal Descriptions
Negated—Indicates that a transaction is not for memory area
designated as write-through.
Assertion/Negation—The same as core_a_out[0:31].
High Impedance—The same as core_a_out[0:31].
Timing Comments
8.3.4.7
Global Signals
There is both a global input and global output signal on the G2 core.
8.3.4.7.1
Global In (core_gbl_in)
Following are the state meaning and timing comments for core_gbl_in.
State Meaning
Asserted—Indicates that a transaction must be snooped by the G2
core.
Negated—Indicates that a transaction is not to be snooped by the G2
core.
Timing Comments
Assertion/Negation—The same as core_a_in[0:31].
8.3.4.7.2
Global Out (core_gbl_out)
Following are the state meaning and timing comments for core_gbl_out.
State Meaning
Asserted—Indicates that a transaction is global, reflecting the setting
of the M bit for the block or page that contains the address of the
current transaction (except in the case of copy-back operations and
instruction fetches, which are nonglobal).
Negated—Indicates that a transaction is not global.
Timing Comments
Assertion/Negation—The same as core_a_out[0:31].
High Impedance—The same as core_a_out[0:31].
8.3.4.8
Cache Set Entry (core_cse[0:1])—Output
Following are the state meaning and timing comments for the core_cse[0:1] outputs.
State Meaning
Asserted/Negated—Represents the cache replacement set element
for the current transaction reloading into or writing out of the cache.
Can be used with the address bus and the transfer attribute signals to
externally track the state of each cache line in the G2 core cache.
Note that core_cse[0:1] are not meaningful during data cache touch
load operations.
Timing Comments
Assertion/Negation—The same as core_a_out[0:31].
High Impedance—The same as core_a_out[0:31].
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.