
11-6
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Exception Vectors and Priority
only. Watchpoint signals allow external observability of breakpoint matches and address
matching is the output to the watchpoint signals (core_iabr, core_iabr2, core_dabr, and
core_dabr2). These four watchpoint signals are asserted for at least one bus clock cycle.
When DBCR and IBCR are configured for combinational signal type OR, the watchpoint
signals—core_iabr,
core_iabr2 and core_dabr, core_dabr2—reflect their respective
breakpoints. When DBCR and IBCR are configured for combinational signal type AND,
only the core_iabr2 and core_dabr2
watchpoint signals are asserted when the AND
condition is met. IBCR[DNS] and DBCR[DNS] inhibit the signal transition on the core
signal pins.
11.4 Exception Vectors and Priority
Table 11-2 lists exception vectors which are associated with debug and breakpoint events.
Breakpoint events do not change other exception vectors and conditions
11.5 Instruction Address Breakpoint Examples
The address matching for the instruction address breakpoint register has the following four
possible conditions for the specific register signals:
Instruction’s effective address = IABR_ADDR (value in IABR[CEA])
Instruction’s effective address = IABR_ADDR OR instruction’s effective address =
IABR2_ADDR (value in IABR2[CEA])
IABR_ADDR < instruction’s effective address < IABR2_ADDR
Instruction’s effective address < IABR_ADDR OR instruction’s effective address >
IABR2_ADDR
Table 11-3 describes the instruction address breakpoint register for a single address
matching conditions.
Table 11-2. Related Debug Exceptions and Conditions
Exception
Type
Vector Offset
Causing Condition
Data access
00300
A data address breakpoint exception occurs when a match condition exists for the
effective address of the data access in either DABR or DABR2 for the next read or
write data access, and WBE and RBE, DABR enable bits are set for read or write,
respectively. A data breakpoint event is determined by setting DSISR[DABR], which
causes a data access exception. The DAR contains the address of the breakpoint
match condition.
Trace
00D00
The trace exception is taken when MSR[SE] = 1 or when the currently completing
instruction is a branch instruction and
MSR[BE] = 1.
Instruction
address
breakpoint
01300
An instruction address breakpoint exception occurs when a match condition exists for
the effective address of the instruction access in either IABR or IABR2 for the next
instruction to complete in the completion unit, and WBE, IABR enable bit is set.
F
Freescale Semiconductor, Inc.
n
.