
MOTOROLA
Chapter 1. Overview
1-39
Differences Between the MPC603e and the G2 and G2_LE Cores
1.4
Differences Between the MPC603e and the G2 and
G2_LE Cores
Table 1-6 describes the differences between the MPC603e and the G2 and G2_LE cores.
Note that the G2 core has similar functionality to the MPC603e processor. However, the
minor differences between them are documented by footnotes.
Table 1-5. Other Debug and Support Register Bits
Register
Bits
Name
Description
MSR
17
PR
Privilege level. Breakpoint registers can only be accessed when this bit is cleared
(supervisor mode).
21
SE
Single-step trace enable
0 The processor executes instructions normally
1 The processor generates a trace exception on the successful completion of the next
instruction
22
BE
Branch trace enable
0 The processor executes branch instructions normally
1 The processor generates a trace exception on the successful completion of a branch
instruction
HID0
0–31
—
See Table 2-5 for details
DAR
0–31
—
Data address register. DAR is loaded with the effective address of a data breakpoint
condition that matches.
DSISR
9
DABR
Set if DABR exception occurs
Table 1-6. Differences Between G2 and G2_LE Cores
G2 Core
G2_LE Core
Impact
New PVR register value
1
New PVR register value
The G2 core version number is 0x8081 and the revision
level starts at 0x1010 and changes for each revision of the
core. The G2_LE core version number is 0x8082 and the
revision level starts at 0x1010 and changes for each
revision of the core.
Big-endian or modified
little-endian modes
core_tle is a new signal for
enabling true little-endian
mode at reset
True little-endian mode (for G2_LE only) for compatibility
with other true little-endian devices. True little-endian mode
is supported in the G2_LE core to minimize the impact on
software porting from true little-endian systems. Unlike
other devices that implement the PowerPC architecture,
G2_LE supports true big-endian, true little-endian, and
modified little-endian mode of operations.
Only one external interrupt
signal (core_int)
An additional input interrupt
signal, core_cint,
implements a critical
interrupt function.
MSR[CE] is allocated for enabling the critical interrupt
—
A new instruction is
implemented for critical
interrupt
Return from Critical Interrupt (
rfci
) is implemented to return
from these exception handlers
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.