
MOTOROLA
Index
Index-5
F–I
Execution synchronization, 3-10
Execution unit, 1-9, 10-1
Expanded debugging facilities in breakpoint registers,
11-4
External asynchronous interrupts, 10-2
External control instructions, 3-32, 9-18, A-24
External interrupt, 5-4
External interrupt enable, 2-7
External system logic, 10-2
F
FE0, 5-13, 5-14
FE1, 5-13, 5-14
Features list
G2
G2_LE, 1-3
Finish cycle, definition, 7-2
Floating-point available, 2-7
Floating-point exception mode 0, 2-7
Floating-point exception mode 1, 2-7
Floating-point model
FE0/FE1 bits, 5-14
FP arithmetic instructions, 3-16, A-18
FP compare instructions, 3-18, A-19
FP execution models, 3-4
FP load instructions, 3-24, A-21
FP move instructions, 3-18, A-22
FP multiply-add instructions, 3-16, A-18
FP rounding/conversion instructions, 3-17, A-18
FP store instructions, 3-25, A-21
FP unavailable exception, 5-32
FPSCR instructions, 3-18, A-19
Floating-point unavailable, 5-5
Floating-point unit, 7-4
execution timing, 7-21
latency, FP instructions, 7-29
overview, 1-9
Flow control instructions
branch instruction address calculation, 3-26
branch instructions, 3-26
condition register logical, 3-27
Force branch indirect on bus, 2-13
Force-single-step operation instruction, 11-1
FP, 5-13
FPR, 5-1
FPR0–FPR31, 2-2
FPSCR, 5-1
FPSCR instructions, 3-18, A-19
FPU, 1-1
Full-power mode, 10-2
with DPM disabled, 10-3
Fully static, 10-1
G
G (guarded memory), 4-3
G2
features not present on PID6-603e, 1-5
overview, 1-1, 1-16
G2_LE
overview, 1-1
G2_LE-specific instructions, 3-37
GBL signal, 8-25
GPR, 5-1
GPR0–GPR31, 2-2
Guarded memory, 4-14
Guarded memory bit (G bit)
cache interactions, 4-10
G-bit setting, 4-13
H
Half-word, 4-2
Handling, 5-2
Hard reset and machine check, 5-17
Hard reset sequence, 10-1
Hardstop, 11-4
Hardware handshake, 10-4
HASH1/HASH2 registers, 6-35
Hashing functions
primary PTEG, 6-30
secondary PTEG, 6-31
HID0 register
DCFI, DCE, DLOCK bits, 4-6
doze bit, 10-4
DPM enable bit, 10-3
ICFI, ICE, ILOCK bits, 4-5
nap bit, 10-4
HID0(DPM), 10-1
HID1 register
bit settings, 2-14
PLL configuration, 2-14, 8-55
High BAT enable, 2-15
High-impedance control signal, 8-1
HRESET signal, 8-42
I
I (caching-inhibited), 4-3
IABR, 11-1
IABR2, 11-1
IBAT, 1-3
IBCR, 11-1
IBCR(DNS), 11-6
ICFI, 4-43
ICMP, 6-34
IEEE 1149.1-compliant interface, 9-42
ILE, 5-13
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.