
5-36
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Exception Definitions
5.5.12.2 Branch Trace Mode
The branch trace mode is enabled by setting MSR[BE]. Encountering the branch trace
breakpoint causes the following action—trap to interrupt vector 0x00D00.
The branch trace action is to trap after the completion of any branch instruction whenever
MSR[BE] is set.
5.5.13 Instruction TLB Miss Exception (0x01000)
When the effective address for an instruction load, store, or cache operation cannot be
translated by the ITLB, an instruction TLB miss exception is generated. Register settings
for the instruction and data TLB miss exceptions are described in Table 5-20.
If the instruction TLB miss exception handler fails to find the desired PTE, then a page fault
must be synthesized. The handler must restore the machine state and clear MSR[TGPR]
before invoking the ISI exception (0x00400).
Software table search operations are discussed in Chapter 6, “Memory Management.”
When an instruction TLB miss exception is taken, instruction execution for the handler
begins at offset 0x01000 from the physical base address indicated by MSR[IP].
5.5.14 Data TLB Miss on Load Exception (0x01100)
When the effective address for a data load or cache operation cannot be translated by the
DTLB, a data TLB miss on load exception is generated. Register settings for the instruction
and data TLB miss exceptions are described in Table 5-20.
If a data TLB miss exception handler fails to find the desired PTE, then a page fault must
be synthesized. The handler must restore the machine state and clear MSR[TGPR] before
invoking the DSI exception (0x00300).
Software table search operations are discussed in Chapter 6, “Memory Management.”
When a data TLB miss on load exception is taken, instruction execution for the handler
begins at offset 0x01100 from the physical base address indicated by MSR[IP].
F
Freescale Semiconductor, Inc.
n
.