
Tables
Table
Number
Title
Page
Number
MOTOROLA
Tables
xxvii
4-18
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
5-14
5-15
5-16
5-17
5-18
5-19
5-20
5-21
5-22
5-23
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
7-1
7-2
7-3
7-4
G2 Core IWLCK[0–2] Encodings.............................................................................4-42
Exception Classifications ............................................................................................5-3
Exceptions and Conditions..........................................................................................5-4
Exception Priorities.....................................................................................................5-6
SRR1 Bit Settings for Machine Check Exceptions...................................................5-10
SRR1 Bit Settings for Software Table Search Operations ........................................5-10
Conventional Uses of SPRG4–SPRG7 .....................................................................5-12
MSR Bit Settings.......................................................................................................5-12
IEEE Floating-Point Exception Mode Bits ...............................................................5-14
MSR Setting Due to Exception .................................................................................5-18
Hard Reset MSR Value and Exception Vector..........................................................5-20
Settings Caused by Hard Reset..................................................................................5-20
Soft Reset Exception—Register Settings..................................................................5-21
Machine Check Exception—Register Settings .........................................................5-24
DSI Exception—Register Settings ............................................................................5-25
External Interrupt—Register Settings .......................................................................5-28
Alignment Interrupt—Register Settings....................................................................5-29
Access Types .............................................................................................................5-30
Critical Interrupt—Register Settings.........................................................................5-34
Trace Exception—Register Settings..........................................................................5-35
Instruction and Data TLB Miss Exceptions—Register Settings...............................5-37
Instruction Address Breakpoint Exception—Register Settings ................................5-38
Breakpoint Action for Multiple Modes Enabled for the Same Address....................5-39
System Management Interrupt—Register Settings...................................................5-40
MMU Features Summary............................................................................................6-2
Access Protection Options for Pages.........................................................................6-10
Translation Exception Conditions .............................................................................6-15
Other MMU Exception Conditions ...........................................................................6-16
Instruction Summary—MMU Control......................................................................6-17
MMU Registers.........................................................................................................6-18
Table Search Operations to Update History Bits—TLB Hit Case ............................6-22
Model for Guaranteed R and C Bit Settings..............................................................6-24
Implementation-Specific Resources for Table Search Operations............................6-32
Implementation-Specific SRR1 Bits .........................................................................6-33
DCMP and ICMP Bit Settings ..................................................................................6-35
HASH1 and HASH2 Bit Settings..............................................................................6-35
RPA Bit Settings........................................................................................................6-36
Branch Instructions....................................................................................................7-26
System Register Instructions.....................................................................................7-26
Condition Register Logical Instructions....................................................................7-27
Integer Instructions....................................................................................................7-27
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.