
Tables
Table
Number
Title
Page
Number
xxviii
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
7-5
7-6
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
8-12
8-13
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
10-1
11-1
11-2
11-3
11-4
11-5
11-6
A-1
A-2
A-3
A-4
A-5
A-6
A-7
A-8
Floating-Point Instructions........................................................................................7-29
Load and Store Instructions.......................................................................................7-30
Input/Output Enable and High-Impedance Signal Mappings......................................8-4
Conditions for Unidirectional/Bidirectional Signals...................................................8-5
Truth Table for Bidirectional Signals..........................................................................8-6
G2 Core Signal Cross Reference.................................................................................8-6
G2 Core Snoop Hit Response....................................................................................8-20
Transfer Type Encoding for the G2 Core as a Bus Master........................................8-21
Implementation-Specific Transfer Type Encoding....................................................8-22
Data Transfer Size .....................................................................................................8-23
Encodings for core_tc[0:1] Signals ...........................................................................8-24
Data Bus Lane Assignments......................................................................................8-32
Data Bus Parity Signal Assignments.........................................................................8-34
core_clk_out Signal Configuration............................................................................8-54
Core PLL Configuration............................................................................................8-55
Timing Diagram Legend..............................................................................................9-8
Transfer Size Signal Encodings.................................................................................9-13
Burst Ordering—64-Bit Bus......................................................................................9-14
Burst Ordering—32-Bit Bus......................................................................................9-14
Aligned Data Transfers (64-Bit Bus).........................................................................9-15
Misaligned Data Transfers (4-Byte Examples).........................................................9-16
Aligned Data Transfers (32-Bit Bus Mode)..............................................................9-17
Misaligned 32-Bit Data Bus Transfer (4-Byte Examples) ........................................9-18
Transfer Code Encoding............................................................................................9-19
core_cse[0:1] Signals.................................................................................................9-30
IEEE Interface Pin Descriptions................................................................................9-43
G2 core Programmable Power Modes.......................................................................10-3
Other Debug and Support Register Bits.................................................................... 11-3
Related Debug Exceptions and Conditions............................................................... 11-6
Single Address Matching (G2 Core Emulation) ....................................................... 11-7
Two Addresses OR Matching.................................................................................... 11-7
Address Matching for Inside Address Range............................................................ 11-7
Address Matching for Outside Address Range......................................................... 11-8
Complete Instruction List Sorted by Mnemonic........................................................ A-1
Complete Instruction List Sorted by Opcode............................................................. A-8
Integer Arithmetic Instructions................................................................................ A-15
Integer Compare Instructions................................................................................... A-16
Integer Logical Instructions..................................................................................... A-16
Integer Rotate Instructions....................................................................................... A-17
Integer Shift Instructions.......................................................................................... A-17
Floating-Point Arithmetic Instructions .................................................................... A-18
F
Freescale Semiconductor, Inc.
n
.