
MOTOROLA
Chapter 3. Instruction Set Model
3-5
Instruction Set Summary
3.2
Instruction Set Summary
This section describes instructions and addressing modes defined for the G2 core. These
instructions are divided into the following functional categories:
Integer instructions—These include arithmetic and logical instructions. For more
information, see Section 3.2.4.1, “Integer Instructions.”
Floating-point instructions—These include floating-point arithmetic instructions, as
well as instructions that affect the floating-point status and control register (FPSCR).
For more information, see Section 3.2.4.2, “Floating-Point Instructions.”
Load and store instructions—These include integer and floating-point load and store
instructions. For more information, see Section 3.2.4.3, “Load and Store
Instructions.”
Flow control instructions—These include branching instructions, condition register
logical instructions, and other instructions that affect the instruction flow. For more
information, see Section 3.2.4.4, “Branch and Flow Control Instructions.”
Trap instructions—These are used to test for a specified set of conditions; see
Section 3.2.4.5, “Trap Instructions.”
Processor control instructions—These are used for synchronizing memory accesses
and managing caches, TLBs, and segment registers. For more information, see
Section 3.2.4.6, “Processor Control Instructions,” Section 3.2.5.1, “Processor
Control Instructions,” and Section 3.2.6.2, “Processor Control Instructions—OEA.”
Memory synchronization instructions—These are used for synchronizing memory
accesses. See Section 3.2.4.7, “Memory Synchronization Instructions—UISA” and
Section 3.2.5.2, “Memory Synchronization Instructions—VEA.”
Memory control instructions—These provide control of caches, TLBs, and segment
registers. For more information, see Section 3.2.5.3, “Memory Control
Instructions—VEA” and Section 3.2.6.3, “Memory Control Instructions—OEA.”
System linkage instructions—These include the System Call (
sc
) and Return from
Interrupt (
rfi
) instructions. See Section 3.2.6.1, “System Linkage Instructions.”
External control instructions—These include instructions for use with special
input/output devices. See Section 3.2.5.4, “External Control Instructions.”
Note that this grouping of instructions does not necessarily indicate the execution unit that
processes a particular instruction or group of instructions. This information, which is useful
in taking full advantage of the G2 core superscalar parallel instruction execution, is
provided in Chapter 8, “Instruction Set,” of the
Programming Environments Manual
.
Integer instructions operate on word operands. Floating-point instructions operate on
single- and double-precision floating-point operands. PowerPC instructions are 4-byte
words. The UISA provides for byte, half-word, and word operand loads and stores between
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.