
8-8
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Signal Configurations
core_disable
Disable
Test interface
—
1
I
8.3.13.1
core_dl_in[0:31]
Data bus low
Data transfer
core_dl_ien
1
O
8.3.7.1
core_dl_out[0:31]
—
32
O
core_dl_ien
dl input enable
Input enable
—
1
O
core_dp_in[0:7]
Data bus parity
Data transfer
core_dp_ien
8
I
8.3.7.2
core_dp_out[0:7]
core_d_oe
8
O
core_dp_ien
dp input enable
Input enable
—
1
O
core_dpe
Data parity error
Data transfer
core_dpe_oe
1
O
8.3.7.3
core_dpe_oe
dpe output enable
Output enable
—
1
O
core_dpe_tre
dpe high-impedance
enable
High-impedance
control
—
1
I
core_drtry
Data retry
Data termination
—
1
I
8.3.8.2
core_drtrymode
Data retry mode
Reset config.
—
1
I
8.3.10.3.4
core_gbl_in
Global
Transfer attribute
—
1
I
8.3.4.7
core_gbl_out
core_a_oe
1
O
core_hreset
Hard reset
Reset
—
1
I
8.3.10.1
core_int
Interrupt
Interrupt, checkstop
—
1
I
8.3.9.1
core_iabr
IABR1 watchpoint
Debug control
core_outputs_oe
1
I
8.3.14.1
core_iabr2
1
IABR2 watchpoint
core_outputs_oe
1
I
8.3.14.2
core_l1_tstclk
LSSD test clocks
Test interface
—
1
I
8.3.13.2
core_l2_tstclk
—
1
I
core_lssd_mode
LSSD test control
signals
—
1
I
8.3.13.3
core_mcp
Machine check
Interrupt, checkstop
—
1
I
8.3.9.4
core_msrip
MSR IP
Reset config.
—
1
I
8.3.10.3.3
core_outputs_oe
Core outputs enable
Output enable
—
1
O
8.3.11.5.1
core_pll_cfg[0:4]
PLL configuration
Clocks
—
5
I
8.3.15.3
core_qack
Quiescent
acknowledge
Processor status
—
1
I
8.3.11.1
core_qreq
Quiescent request
core_outputs_oe
1
O
8.3.11.2
core_redpinmode
Reduced pinout mode
Reset config.
—
1
I
8.3.10.3.2
core_rsrv
Reservation
Processor status
core_outputs_oe
1
O
8.3.11.3
core_smi
System management
interrupt
Interrupt, checkstop
—
1
I
8.3.9.3
Table 8-4. G2 Core Signal Cross Reference (continued)
Signal
(or Signal Pair)
Signal Name
Functional
Grouping
Corresponding
ien, oe, and tre
No. of
Signals
I/O
Section
No.
F
Freescale Semiconductor, Inc.
n
.