
Figures
Figure
Number
Title
Page
Number
xxii
G2 PowerPC Core Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
7-1
7-2
7-3
7-4
7-5
7-6
8-1
8-2
8-3
8-4
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
9-12
9-13
9-14
9-15
9-16
Address Translation Types............................................................................................6-9
General Flow of Address Translation (Real Addressing Mode and Block)...............6-12
General Flow of Page and Direct-Store Interface Address Translation......................6-13
Segment Register and TLB Organization...................................................................6-26
Page Address Translation Flow for 32-Bit Implementations—TLB Hit....................6-28
Primary Page Table Search—Conceptual Flow..........................................................6-30
Secondary Page Table Search Flow—Conceptual Flow ............................................6-31
DMISS and IMISS Registers......................................................................................6-34
DCMP and ICMP Registers........................................................................................6-34
HASH1 and HASH2 Registers...................................................................................6-35
Required Physical Address (RPA) Register................................................................6-36
Flow for Example Software Table Search Operation.................................................6-38
Check and Set R and C Bit Flow................................................................................6-39
Page Fault Setup Flow................................................................................................6-40
Setup for Protection Violation Exceptions..................................................................6-41
Pipelined Execution Unit..............................................................................................7-4
Instruction Flow Diagram.............................................................................................7-5
G2 Core Processor Pipeline Stages...............................................................................7-7
Instruction Timing—Cache Hit .................................................................................. 7-11
Instruction Timing—Cache Miss................................................................................7-14
Branch Instruction Timing..........................................................................................7-20
Functional Signal Groups .............................................................................................8-3
Logic Diagram for Bidirectional Signals......................................................................8-5
Detailed Signal Groups...............................................................................................8-10
IEEE 1149.1-Compliant Boundary Scan Interface.....................................................8-48
G2 Core Block Diagram...............................................................................................9-3
Overlapping Tenures on the Bus for a Single-Beat Transfer........................................9-5
Address Bus Arbitration .............................................................................................9-10
Address Bus Arbitration Showing Bus Parking ......................................................... 9-11
Address Bus Transfer..................................................................................................9-12
Snooped Address Cycle with core_artry_out .............................................................9-21
Data Bus Arbitration...................................................................................................9-22
Normal Single-Beat Read Termination.......................................................................9-25
Normal Single-Beat Write Termination......................................................................9-26
Normal Burst Transaction...........................................................................................9-26
Termination with DRTRY...........................................................................................9-27
Read Burst with core_ta Wait States and core_drtry ..................................................9-28
MEI Cache Coherency Protocol—State Diagram (WIM = 001)................................9-30
Fastest Single-Beat Reads...........................................................................................9-31
Fastest Single-Beat Writes..........................................................................................9-32
Single-Beat Reads Showing Data-Delay Controls .....................................................9-33
F
Freescale Semiconductor, Inc.
n
.