
MOTOROLA
About This Book
xxxiii
Audience
Audience
This manual is intended to be used as a reference for many semiconductor products
targeting a range of markets including automotive, communication, consumer, networking,
and computer peripherals. It is intended for system software and hardware developers and
applications programmers who want to develop products using the cores. It is assumed that
the reader understands operating systems, core system design, and details of the PowerPC
architecture.
Organization
Following is a summary and a brief description of the major sections of this manual:
Chapter 1, “Overview,” is useful for readers who want a general understanding of
the features and functions of the PowerPC architecture and the differences between
the G2 and G2_LE cores. This chapter describes the flexible nature of the PowerPC
architecture definition, and provides an overview of how the PowerPC architecture
defines the register set, instruction set and addressing modes, cache model
(including instruction and data cache way-locking for the G2 core), exception
model, memory management model, instruction timing, system support interface,
and debug features for the G2 and G2_LE cores.
Chapter 2, “Register Model,” provides a brief synopsis of the registers implemented
in the G2 core and some registers implemented only in the G2_LE core.
Chapter 3, “Instruction Set Model,” provides a brief description of the operand
conventions, an overview of the PowerPC addressing modes, and a list of the
instructions implemented by the G2 core. Note that instructions are organized by
functions.
Chapter 4, “Instruction and Data Cache Operation,” provides a discussion of the
cache and memory model as implemented on the G2 core.
Chapter 5, “Exceptions,” describes the exception model defined in the PowerPC
OEA, and the specific exception model implemented on the G2 and G2_LE cores.
Chapter 6, “Memory Management,” describes the G2 core’s implementation of the
memory management unit specifications provided by the OEA.
Chapter 7, “Instruction Timing,” provides information about latencies, interlocks,
special situations, and various conditions to help make programming more efficient.
This chapter is of special interest to software engineers and system designers.
Chapter 8, “Signal Descriptions,” provides descriptions of individual signals of the
G2 core that are candidates for being driven as external device signals. This chapter
also describes signals which are only defined in the G2_LE core.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.