
MT9071
Preliminary Information
158
7
6
5
4
3
2
1
0
CFL7
CFL6
CFL5
CFL4
CFL3
CFL2
CFL1
CFL0
Change of Frame Alignment Counter Latch.
These bits make up a latch which samples the
current value of the corresponding counter (T1 Out of Frame and Change of Frame Counters - R/
W Address Y1A) on the rising edge of the internal one second timer status bit ONESEC (T1 Timer
Status - R Address Y11). CFL0 is the least significant bit (LSB). This latch is cleared with either:
a) A hard reset (RESET pin)
b) A unique soft reset (RST bit detailed in Table 178 - T1 Interrupt and I/O Control - R/W
Address YF1)
c) A global soft reset (RSTC bit detailed in Table 70 - T1 & E1 Global Mode Control - R/W
Address 900)
Table 145 - T1 Out of Frame & Change of Frame Counter Latch - R Address Y2B
Bit
Name
Functional Description
15
14
13
12
11
10
9
8
BEL7
BEL6
BEL5
BEL4
BEL3
BEL2
BEL1
BEL0
Frame Alignment Signal (FAS) Bit Error Count Latch.
These bits make up a latch which samples
the current value of the corresponding counter (E1 FAS Bit Error Counter & FAS Error Counter - R/
W Address Y1A) on the rising edge of the internal one second timer status bit ONESEC (E1 CRC-4
Timers & CRC-4 Local Status - R Address Y11). BEL0 is the least significant bit (LSB). This latch
is cleared with either:
a) A hard reset (RESET pin)
b) A unique soft reset (RST bit detailed in Table 85 - E1 DL, CCS, CAS and Other Control - R/W
Address Y03)
c) A global soft reset (RSTC bit detailed in Table 70 - T1 & E1 Global Mode Control - R/W
Address 900)
Frame Alignment Signal (FAS) Error Count Latch.
These bits make up a latch which samples the
current value of the corresponding counter (E1 FAS Bit Error Counter & FAS Error Counter - R/W
Address Y1A) on the rising edge of the internal one second timer status bit ONESEC (E1 CRC-4
Timers & CRC-4 Local Status - R Address Y11). FEL0 is the least significant bit (LSB). This latch is
cleared with either:
a) A hard reset (RESET pin)
b) A unique soft reset (RST bit detailed in Table 85 - E1 DL, CCS, CAS and Other Control - R/W
Address Y03)
c) A global soft reset (RSTC bit detailed in Table 70 - T1 & E1 Global Mode Control - R/W
Address 900)
Table 146 - E1 FAS Error Count Latch - R/W Address Y2B
7
6
5
4
3
2
1
0
FEL7
FEL6
FEL5
FEL4
FEL3
FEL2
FEL1
FEL0
Bit
Name
Functional Description