- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT9071 (Mitel Networks Corporation) Quad T1/E1/J1 Transceiver(多端口 T1/E1/J1幀調(diào)節(jié)器（集成四個獨立幀調(diào)節(jié)器）) PDF資料下載
參數(shù)資料
| 型號： | MT9071 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad T1/E1/J1 Transceiver(多端口 T1/E1/J1幀調(diào)節(jié)器（集成四個獨立幀調(diào)節(jié)器）) |
| 中文描述： | 四T1/E1/J1收發(fā)器（多端口的T1/E1/J1幀調(diào)節(jié)器（集成四個獨立幀調(diào)節(jié)器）） |
| 文件頁數(shù)： | 136/217頁 |
| 文件大?。?/td> | 686K |
| 代理商： | MT9071 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁當前第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁
MT9071
Preliminary Information
136
10
RSLPD
Receive Slip Direction.
If one, indicates that the last received frame slip (RSLP of this register)
resulted in a repeated frame. This would occur if the system clock (CKb/2) was faster than the
network clock (RxCK). If zero, indicates that the last received frame slip (RSLP) resulted in a lost
frame. This would occur if the system clock was slower than the network clock. Updated on an
RSLP occurrence basis.
Receive Slip.
This bit changes state when a receive controlled frame slip has occurred.
RXFRM
Receive Frame Count.
The most significant bit of the receive phase status. If one, the delay
through the receive elastic buffer is greater than one frame in length; if zero, the delay through
the receive elastic buffer is less than one frame in length.
RXTS4
RXTS3
RXTS2
RXTS1
RXTS0
RXBC2
RXBC1
RXBC0
boundary. The count is updated every 250 uS.
Table 110 - T1 Receive Elastic Buffer Status - R Address Y13
9
8
RSLP
7
6
5
4
3
2
1
0
Receive Time Slot Count.
A five bit counter that indicates the number of time slots between the
receive elastic buffer internal write frame boundary and the ST-BUS read frame boundary. The
count is updated every 250 uS.
Receive Bit Count.
A three bit counter that indicates the number of ST-BUS bit times there are
between the receive elastic buffer internal write frame boundary and the ST-BUS read frame
Bit
Name
Functional Description
15
RIU1
Receive International Use 1.
Indicates the status of the bit received on the PCM30 link in bit
position one of timeslot 0 of the non-frame alignment signal (NFAS) frames. This bit is the CRC-
4 multiframe alignment bit (001011) of the NFAS frames (1,3,5,7,9,11) when CRC-4 multiframing
is used. Or, this bit is used for international use.
Receive Non-Frame Alignment Bit.
Indicates the status of the bit received on the PCM30 link
in bit position two of timeslot 0 of the non-frame alignment signal (NFAS) frames. This bit should
be one and identifies the frame as an NFAS frame (the FAS frame should have a zero in bit
position two of timeslot 0).
Remote Alarm Indication Status.
Indicates the status of the bit (A-bit) received on the PCM30
link in bit position 3 of timeslot 0 of the non-frame alignment signal (NFAS) frames. If one, there
is currently a remote alarm condition. Updated on a NFAS frame basis.
This bit is identical to the RAI bit detailed in Table 109 - E1 Alarms & MAS Status - R Address
Y12 and is duplicated here for convenience.
Receive National Use Four to Eight.
Indicates the value of the Sa bits received on the PCM30
link in bit positions four to eight of timeslot 0 of the non-frame alignment signal (NFAS) frames.
Sa4 corresponds to RNU4, Sa5 to RNU5 and so on up to Sa8 to RNU8. Updated on a NFAS
frame basis.
14
RNFA
13
RAI
12
11
10
9
8
7
RNU4
RNU5
RNU6
RNU7
RNU8
RIU0
Receive International Use Zero.
Indicates the status of the bit received on the PCM30 link in bit
position one of timeslot 0 of the frame alignment signal (FAS) frames. This bit is the CRC-4
remainder bit (C1,C2,C3 or C4) of the FAS frames when CRC-4 multiframing is used. Or, this bit
is used for international use.
Receive Frame Alignment Signal (FAS) Bits 2 to 8.
Indicates the value of the bits received on
the PCM30 link in bit positions two to eight of timeslot 0 of the frame alignment signal (FAS)
frames. These bits form the FAS and should have the value of 0011011.
6
5
4
3
2
1
0
RFA2
RFA3
RFA4
RFA5
RFA6
RFA7
RFA8
Table 111 - E1 NFAS Signal and FAS Status - R Address Y13
Bit
Name
Functional Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90820 | Large Digital Switch(大數(shù)字開關(guān)) |
| MT90823 | 3V Large Digital Switch(3V 大數(shù)字開關(guān)) |
| MT90826 | Quad Digital Switch(四數(shù)字開關(guān)) |
| MT90840 | Distributed Hyperchannel Switch(分布式超級通道開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90710 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
| MT90710AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer |
| MT9072 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AV | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。