
MT9071
Preliminary Information
152
12
FEIL
Frame
corresponding counter (E1 FAS Bit Error Counter & FAS Error Counter - R/W Address Y1A)
is incremented by one, this status bit is latched to one. It is cleared when either this
register, or the E1 Counter Interrupt Status - R Address Y35 is read.
Frame Alignment Signal (FAS) Bit Error Counter Overflow Latch.
When the corresponding
counter (E1 FAS Bit Error Counter & FAS Error Counter - R/W Address Y1A) overflows to 0,
this status bit is latched to one. It is cleared when either this register, or the E1 Counter
Interrupt Status - R Address Y35 is read.
Frame Alignment Signal (FAS) Bit Error Counter Indication Latch.
When the
corresponding counter (E1 FAS Bit Error Counter & FAS Error Counter - R/W Address Y1A) is
incremented by one, this status bit is latched to one. It is cleared when either this register, or
the E1 Counter Interrupt Status - R Address Y35 is read.
CRC-4 Error Counter Overflow Latch.
When the corresponding counter (E1 CRC-4 Error
Counter - R/W Address Y19) overflows to 0, this status bit is latched to one. It is cleared when
either this register, or the E1 Counter Interrupt Status - R Address Y35 is read.
CRC-4 Error Counter Indication Latch.
When the corresponding counter (E1 CRC-4 Error
Counter - R/W Address Y19) is incremented by one, this status bit is latched to one. It is
cleared when either this register, or the E1 Counter Interrupt Status - R Address Y35 is read.
Bipolar Violation Error Counter Overflow Latch.
When the corresponding counter (E1
Bipolar Violation Error Counter - R/W Address Y18) overflows to 0, this status bit is latched to
one. It is cleared when either this register, or the E1 Counter Interrupt Status - R Address Y35
is read.
Bipolar Violation Error Counter Indication Latch.
When the corresponding counter (E1
Bipolar Violation Error Counter - R/W Address Y18) is incremented by one, this status bit is
latched to one. It is cleared when either this register, or the E1 Counter Interrupt Status - R
Address Y35 is read.
E-Bit Error Counter Overflow Latch.
When the corresponding counter (E1 E-bit Error
Counter - R/W Address Y17) overflows to 0, this status bit is latched to one. It is cleared when
either this register, or the E1 Counter Interrupt Status - R Address Y35 is read.
E-Bit Error Counter Indication Latch.
When the corresponding counter (E1 E-bit Error
Counter - R/W Address Y17) is incremented by one, this status bit is latched to one. It is
cleared when either this register, or the E1 Counter Interrupt Status - R Address Y35 is read.
PRBS CRC-4 Counter Overflow Latch.
When the corresponding counter (E1 PRBS Error
Counter & PRBS CRC Multiframe Counter - R/W Address Y15) overflows to 0, this status bit is
latched to one. It is cleared when either this register, or the E1 Counter Interrupt Status - R
Address Y35 is read.
Jitter Attenuator Latch.
This status bit is latched to one when either the JAF4 status bit
toggles from one to zero, or the JAE4 status bit toggles from zero to one. These status bits are
detailed in the T1 & E1 LIU and JA Status - R Address YE0. It is cleared when either this
register, or the E1 Counter Interrupt Status - R Address Y35 is read.
PRBS Error Counter Overflow Latch.
When the corresponding counter (E1 PRBS Error
Counter & PRBS CRC Multiframe Counter - R/W Address Y15) overflows to 0, this status bit is
latched to one. It is cleared when either this register, or the E1 Counter Interrupt Status - R
Address Y35 is read.
PRBS Error Counter Indication Latch.
When the corresponding counter (E1 PRBS Error
Counter & PRBS CRC Multiframe Counter - R/W Address Y15) is incremented by one, this
status bit is latched to one. It is cleared when either this register, or the E1 Counter Interrupt
Status - R Address Y35 is read.
Table 135 - E1 Counter Latched Status - R Address Y25
Alignment
Signal
(FAS)
Error
Counter
Indication
Latch.
When
the
11
BEOL
10
BEIL
9
CEOL
8
CEIL
7
VEOL
6
VEIL
5
EEOL
4
EEIL
3
PCOL
2
JAL
1
PEOL
0
PEIL
Bit
Name
Functional Description