
Preliminary Information
MT9071
137
Bit
Name
Functional Description
15-11 (#### #) Not Used
10
TSLP
9
TSLPD
Transmit Slip.
A change of state indicates that a transmit controlled frame slip has occurred.
Transmit Slip Direction.
If one, indicates that the last transmit frame slip resulted in a repeated
frame, i.e., the internally generated 1.544 MHz transmit clock is faster than the system clock
(CKb). If zero, indicates that the last transmit frame slip resulted in a lost frame, i.e., the
internally generated 1.544 MHz. transmit clock is slower than system clock. Updated on an
TSLP (in this register) occurrence basis.
Transmit Frame Count.
The most significant bit of the transmit phase status which indicates
the number of ST-BUS frames between the transmit elastic buffer ST-BUS write frame boundary
and the internal transmit read frame boundary. The count is updated every 250 uS.
Transmit Time Slot Count.
A five bit counter that indicates the number of ST-BUS time slots
between the transmit elastic buffer ST-BUS write frame boundary and the internal transmit read
frame boundary. The count is updated every 250 uS.
8
TXFRM
7
6
5
4
3
2
1
0
TXTS4
TXTS3
TXTS2
TXTS1
TXTS0
TXBC2
TXBC1
TXBC0
Transmit Bit Count.
A three bit counter that indicates the number of ST-BUS bit times there are
between the transmit elastic buffer ST-BUS write frame boundary and the internal read frame
boundary. The count is updated every 250 uS.
Table 112 - T1 Transmit Elastic Buffer Status - R Address Y14
Bit
Name
Functional Description
15-12 (####) Not Used
Phase Indicator.
These bits make up a 12 bit word that indicates the phase from the system basic
frame pulse (FPb) to the receive basic frame pulse (RXBF). The units are in one eighth bit times,
with PI0 being the least significant bit (LSB). The accuracy of this indicator is approximately 1/16of
a bit. Updated on a basic frame basis.
This bit indicates a 1 frame (32 timeslot or 256 bit) phase offset.
This bit indicates a 16 timeslot (128 bit) phase offset.
This bit indicates a 4 timeslot (64 bit) phase offset.
This bit indicates a 3 timeslot (32 bit) phase offset.
This bit indicates a 2 timeslot (16 bit) phase offset.
This bit indicates a 1 timeslot (8 bit) phase offset.
This bit indicates a 4 bit phase offset.
This bit indicates a 2 bit phase offset.
This bit indicates a 1 bit phase offset.
This bit indicates a 1/2 bit phase offset.
This bit indicates a 1/4 bit phase offset.
This bit indicates a 1/8 bit phase offset.
Table 113 - E1 Phase Indicator Status - R Address Y14
11
10
9
8
7
6
5
4
3
2
1
0
PI11
PI10
PI9
PI8
PI7
PI6
PI5
PI4
PI3
PI2
PI1
PI0