參數(shù)資料
型號: MT9071
廠商: Mitel Networks Corporation
英文描述: Quad T1/E1/J1 Transceiver(多端口 T1/E1/J1幀調(diào)節(jié)器(集成四個獨(dú)立幀調(diào)節(jié)器))
中文描述: 四T1/E1/J1收發(fā)器(多端口的T1/E1/J1幀調(diào)節(jié)器(集成四個獨(dú)立幀調(diào)節(jié)器))
文件頁數(shù): 131/217頁
文件大?。?/td> 686K
代理商: MT9071
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當(dāng)前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁
Preliminary Information
MT9071
131
Bit
Name
Functional Description
15-14
13
(##)
Not Used
Terminal Frame Synchronization
. Indicates the Terminal Frame Synchronization status (1 -
loss; 0 - acquired). For ESF links, terminal frame synchronization and multiframe
synchronization are synonymous. This bit is also used for indicating T1DM sync status.
Multiframe Synchronization.
Indicates the Multiframe Synchronization status (1 - loss; 0 -
acquired). For ESF links multiframe synchronization and terminal frame synchronization are
synonymous.
Severely Errored Frame
. This bit toggles when 2 of the last 6 received framing bits are in error.
The framing bits monitored are the ESF framing bits for ESF links and the Ft and Fs bits for D4
links (see Table 78 - T1 Framing Mode Control - R/W Address Y00).
Digital Loss of Signal.
This bit goes high after the detection of 192 or 32 consecutive zeros as
set by the control bit L32Z detailed in Table 84 - T1 Transmit Error Control - R/W Address Y03. It
returns low when the incoming pulse density exceeds 12.5% over a 250 microsecond period.
D4 Yellow Alarm.
This bit is set if bit position 2 of virtually every DS0 channel is a zero for a
period of 600 milliseconds. The alarm is tolerant of errors by permitting up to 16 ones in a 48
millisecond integration period. The alarm clears in 200 milliseconds after being removed from
the line.
D4 Yellow Alarm - 48 millisecond sample.
This bit is set if bit position 2 of virtually every DS0
channel is a zero for a period of 48 milliseconds. The alarm is tolerant of errors by permitting up
to 16 ones in the integration period. This bit is updated every 48 milliseconds.
Secondary D4 Yellow Alarm.
This bit is set if 2 consecutive ’1’s are received in the S-bit
position of the 12th frame of the D4 superframe.
ESF Yellow Alarm.
This bit is set if the ESF yellow alarm (8 zero’s followed by 8 one’s) is
received in seven or more codewords out of ten in the Bit Oriented Message location which are
the FDL bits.
AIS Alarm.
This bit is set if less than 5 zeros are received in a 3 millisecond window. This bit is
high after power up.
Pulse Density Violation.
This bit toggles if the receive data fails to meet ones density
requirements. It will toggle upon detection of 16 consecutive zeros on the line data, or if there
are less than N ones in a window of 8(N+1) bits - where N = 1 to 23.
Line Loopback Enable Detect.
This bit is set when a framed or unframed repeating pattern
(default pattern is 00001) has been detected during a 48 millisecond interval. Up to fifteen errors
are permitted per integration period. The code detected is dependent on the RXLACM7-0 data
bits detailed in Table 103 - T1 Receive Loop Activate Code Match Control - R/W Address Y0F.
Line Loopback Disable Detect.
This bit is set when a framed or unframed repeating pattern
(default pattern is 001) has been detected during a 48 millisecond interval. Up to fifteen errors
are permitted per integration period.The code detected is dependent on the RXLACM7-0 data
bits detailed in Table 177 - T1 Receive Loop Deactivate Code Match - R/W Address YF0.
T1DM Received R bit
. If T1DM mode is selected, this bit indicates the status of the bit (R-bit)
received on the DS1 link in bit position 1 of timeslot 24 of all frames. This bit is used for an AT&T
8 Kb/s communications channel. Updated on a frame basis.
T1DM Received Yellow Alarm
. If T1DM mode is selected, this bit indicates the status of the bit
(Y-bit) received on the DS1 link in bit position 2 of timeslot 24 of all frames. If zero, there is
currently a yellow alarm condition. Updated on a frame basis.
Table 104 - T1 Synchronization and Alarm Status - R Address Y10
TFSYNC
(0)
12
MFSYNC
(0)
11
SEF
(0)
10
LOS
(0)
9
D4Y
(0)
8
D4Y48
(0)
7
SECY
(0)
ESFY
(0)
6
5
AIS
(0)
PDV
(0)
4
3
LLED
(0)
2
LLDD
(0)
1
T1DMR
(0)
0
T1DMY
(1)
相關(guān)PDF資料
PDF描述
MT9072 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90820 Large Digital Switch(大數(shù)字開關(guān))
MT90823 3V Large Digital Switch(3V 大數(shù)字開關(guān))
MT90826 Quad Digital Switch(四數(shù)字開關(guān))
MT90840 Distributed Hyperchannel Switch(分布式超級通道開關(guān))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90710 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer
MT90710AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:High-Speed Isochronous Multiplexer
MT9072 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer
MT9072AB 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer
MT9072AV 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays