
x
MPC105 PCIB/MC User’s Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
Chapter 7
PCI Bus Interface
7.1
7.1.1
7.1.2
7.2
7.2.1
7.3
7.3.1
7.3.2
7.3.3
7.3.4
7.3.5
7.3.6
7.4
7.4.1
7.4.2
7.4.3
7.4.3.1
7.4.3.2
7.4.4
7.4.5
7.4.5.1
7.4.5.2
7.4.6
7.4.6.1
7.4.6.2
7.5
7.5.1
7.5.2
7.6
7.6.1
7.6.2
PCI Interface Overview .......................................................................................7-1
The MPC105 as a PCI Master .........................................................................7-2
The MPC105 as a PCI Target..........................................................................7-2
PCI Bus Arbitration.............................................................................................7-3
Exclusive Access .............................................................................................7-3
PCI Bus Protocol..................................................................................................7-3
Basic Transfer Control.....................................................................................7-4
PCI Bus Commands.........................................................................................7-4
Addressing.......................................................................................................7-6
Device Selection..............................................................................................7-7
Byte Alignment................................................................................................7-8
Bus Driving and Turnaround...........................................................................7-8
PCI Bus Transactions...........................................................................................7-9
Read Transactions............................................................................................7-9
Write Transactions.........................................................................................7-10
Transaction Termination................................................................................7-11
Master-Initiated Termination.....................................................................7-11
Target-Initiated Termination .....................................................................7-11
Fast Back-to-Back Transactions....................................................................7-12
Configuration Cycles.....................................................................................7-13
The Configuration Space Header...............................................................7-13
Accessing the PCI Configuration Space....................................................7-15
Other Bus Transactions..................................................................................7-18
Interrupt Acknowledge..............................................................................7-18
Special Cycle.............................................................................................7-19
PCI Error Functions...........................................................................................7-20
Parity..............................................................................................................7-20
Error Reporting..............................................................................................7-21
MPC105-Implemented PCI Sideband Signals...................................................7-21
ISA_MASTER...............................................................................................7-21
FLSHREQ and MEMACK............................................................................7-21
Chapter 8
Internal Control
8.1
8.1.1
8.1.2
8.1.2.1
8.1.2.2
Internal Buffers....................................................................................................8-1
60x Processor/System Memory Buffers..........................................................8-2
60x Processor/PCI Buffers...............................................................................8-3
Processor-Read-from-PCI Buffer (PRPRB)................................................8-4
Processor-to-PCI-Write Buffers (PRPWBs)................................................8-5