
MOTOROLA
Contents
vii
CONTENTS
Paragraph
Number
Title
Page
Number
Chapter 3
Device Programming
3.1
3.1.1
3.1.2
3.2
3.2.1
3.2.1.1
3.2.1.2
3.2.2
3.2.3
3.2.3.1
3.2.3.2
3.2.4
3.2.5
3.2.5.1
3.2.5.2
3.2.5.3
3.2.6
3.2.6.1
3.2.6.2
3.2.6.3
3.2.7
3.2.8
3.2.9
Address Maps.......................................................................................................3-1
Address Map A................................................................................................3-1
Address Map B ................................................................................................3-7
Configuration Registers.......................................................................................3-9
Configuration Register Access ........................................................................3-9
Configuration Register Access in Little-Endian Mode ...............................3-9
Configuration Register Access in Big-Endian Mode ................................3-11
Configuration Register Summary..................................................................3-11
PCI Registers .................................................................................................3-15
PCI Command Register.............................................................................3-16
PCI Status Register....................................................................................3-17
Power Management Configuration Register (PMCR)...................................3-18
Error Handling Registers...............................................................................3-21
Error Enabling Registers............................................................................3-21
Error Detection Registers ..........................................................................3-23
Error Status Registers................................................................................3-25
Memory Interface Configuration Registers...................................................3-27
Memory Boundary Registers.....................................................................3-27
Memory Bank Enable Register..................................................................3-32
Memory Control Configuration Registers.................................................3-33
Processor Interface Configuration Registers .................................................3-41
Alternate OS-Visible Parameters Registers...................................................3-50
External Configuration Registers...................................................................3-51
Chapter 4
Processor Bus Interface
4.1
4.1.1
4.1.2
4.2
4.2.1
4.2.2
4.3
4.3.1
4.3.2
4.3.2.1
4.3.2.2
4.3.2.3
MPC105 Processor Bus Configuration................................................................4-1
Single-Processor System Configuration..........................................................4-1
Multiprocessor System Configuration.............................................................4-3
Processor Bus Protocol Overview .......................................................................4-5
MPC105 Arbitration........................................................................................4-6
Address Pipelining and Split-Bus Transactions...............................................4-6
Address Tenure Operations..................................................................................4-7
Address Arbitration..........................................................................................4-7
Address Transfer Attribute Signals..................................................................4-9
Transfer Type Signal Encodings .................................................................4-9
TBST and TSIZ0–TSIZ2 Signals and Size of Transfer.............................4-12
Burst Ordering During Data Transfers......................................................4-12