
772
SSR0—Serial Status Register 0
H'FF7C
SCI0
7
TDRE
1
R/(W)*
6
RDRF
0
R/(W)*
5
ORER
0
R/(W)*
4
FER
0
R/(W)*
3
PER
0
R/(W)*
0
MPBT
0
R/W
2
TEND
1
R
1
MPB
0
R
Bit
Initial value
R/W
:
Multiprocessor Bit
0
1
[Clearing condition]
When data with a 0 multiprocessor bit is received
[Setting condition]
When data with a 1 multiprocessor bit is received
Multiprocessor Bit Transfer
0
1
Data with a 0 multiprocessor bit is transmitted
Data with a 1 multiprocessor bit is transmitted
Overrun Error
Receive Data Register Full
0
1
[Clearing condition]
When 0 is written to ORER after reading ORER = 1
[Setting condition]
When the next serial reception is completed while RDRF = 1
Transmit End
0
1
[Clearing conditions]
When 0 is written to TDRE after reading TDRE = 1
When the DTC is activated by a TXI interrupt request and writes data to TDR
[Setting conditions]
When the TE bit in SCR is 0
When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit
character
Parity Error
0
1
[Clearing condition]
When 0 is written to PER after reading PER = 1
[Setting condition]
When, in reception, the number of 1 bits in the receive data plus
the parity bit does not match the parity setting (even or odd)
specified by the O/
E bit in SMR
Framing Error
0
1
[Clearing condition]
When 0 is written to FER after reading FER = 1
[Setting condition]
When the SCI checks whether the stop bit at the end of the receive
data is 1 when reception ends, and the stop bit is 0
0
1
[Clearing conditions]
When 0 is written to RDRF after reading RDRF = 1
When the DTC is activated by an RXI interrupt request and reads data to RDR
[Setting condition]
When serial reception ends normally and receive data is transferred from RSR
to RDR
Transmit Data Register Empty
0
1
Note: * Only 0 can be written, to clear the flag.
[Clearing conditions]
When 0 is written to TDRE after reading TDRE = 1
When the DTC is activated by a TXI interrupt request and writes data to TDR
[Setting conditions]
When the TE bit in SCR is 0
When data is transferred from TDR to TSR and data can be written to TDR