
xx
Figure 15-22
Timing Waveforms in Transition from Memory Read Mode
to Another Mode .................................................................................................. 562
Figure 15-23
CE and OE Enable State Read Timing Waveforms ............................................. 562
Figure 15-24
CE and OE Clock System Read Timing Waveforms........................................... 563
Figure 15-25
Auto-Program Mode Timing Waveforms............................................................ 564
Figure 15-26
Auto-Erase Mode Timing Waveforms................................................................. 566
Figure 15-27
Status Read Mode Timing Waveforms................................................................ 567
Figure 15-28
Oscillation Stabilization Time, Boot Program Transfer Time,
and Power-DownSequence ................................................................................. 569
Figure 15-29
Power-On/Off Timing (Boot Mode).................................................................... 573
Figure 15-30
Power-On/Off Timing (User Program Mode)...................................................... 574
Figure 15-31
Mode Transition Timing
(Example: Boot Mode
→ User Mode User Program Mode).......................... 575
Figure 16-1
Block Diagram of Clock Pulse Generator............................................................ 577
Figure 16-2
Connection of Crystal Resonator (Example) ....................................................... 581
Figure 16-3
Crystal Resonator Equivalent Circuit .................................................................. 581
Figure 16-4
Example of Incorrect Board Design .................................................................... 582
Figure 16-5
External Clock Input (Examples)......................................................................... 583
Figure 16-6
External Clock Input Timing ............................................................................... 584
Figure 16-7
Example of External Clock Switching Circuit..................................................... 585
Figure 16-8
Example of External Clock Switchover Timing.................................................. 585
Figure 17-1
Mode Transitions ................................................................................................. 589
Figure 17-2
Medium-Speed Mode Transition and Clearance Timing..................................... 595
Figure 17-3
Software Standby Mode Application Example.................................................... 600
Figure 17-4
Hardware Standby Mode Timing (Example)....................................................... 601
Figure 18-1
Power Supply Voltage and Operating Ranges ..................................................... 604
Figure 18-2
Output Load Circuit ............................................................................................. 609
Figure 18-3
System Clock Timing .......................................................................................... 610
Figure 18-4
Oscillator Settling Timing.................................................................................... 611
Figure 18-5
Reset Input Timing .............................................................................................. 612
Figure 18-6
Interrupt Input Timing ......................................................................................... 612
Figure 18-7
Basic Bus Timing (Two-State Access) ................................................................ 615
Figure 18-8
Basic Bus Timing (Three-State Access) .............................................................. 616
Figure 18-9
Basic Bus Timing (Three-State Access with One Wait State) ............................ 617
Figure 18-10
Burst ROM Access Timing (Two-State Access) ................................................. 618
Figure 18-11
External Bus Release Timing............................................................................... 619
Figure 18-12
I/O Port Input/Output Timing .............................................................................. 621
Figure 18-13
TPU Input/Output Timing.................................................................................... 621
Figure 18-14
TPU Clock Input Timing ..................................................................................... 621
Figure 18-15
SCK Clock Input Timing ..................................................................................... 622
Figure 18-16
SCI Input/Output Timing (Clock Synchronous Mode)........................................ 622
Figure 18-17
DMAC
TEND Output Timing ............................................................................. 623
Figure 18-18
DMAC
DREQ Output Timing............................................................................. 623