
xviii
Figure 10-42
Timing for Status Flag Clearing by CPU............................................................. 404
Figure 10-43
Timing for Status Flag Clearing by DTC/DMAC Activation.............................. 404
Figure 10-44
Phase Difference, Overlap, and Pulse Width in Phase Counting Mode .............. 405
Figure 10-45
Contention between TCNT Write and Clear Operations ..................................... 406
Figure 10-46
Contention between TCNT Write and Increment Operations.............................. 407
Figure 10-47
Contention between TGR Write and Compare Match......................................... 408
Figure 10-48
Contention between Buffer Register Write and Compare Match........................ 409
Figure 10-49
Contention between TGR Read and Input Capture.............................................. 410
Figure 10-50
Contention between TGR Write and Input Capture ............................................ 411
Figure 10-51
Contention between Buffer Register Write and Input Capture............................ 412
Figure 10-52
Contention between Overflow and Counter Clearing.......................................... 413
Figure 10-53
Contention between TCNT Write and Overflow ................................................. 414
Figure 11-1
Block Diagram of WDT....................................................................................... 416
Figure 11-2
Format of Data Written to TCNT and TCSR (Example of WDT0) .................... 422
Figure 11-3
Format of Data Written to RSTCSR (Example of WDT0).................................. 423
Figure 11-4
Operation in Watchdog Timer Mode ................................................................... 424
Figure 11-5
Operation in Interval Timer Mode ....................................................................... 425
Figure 11-6
Timing of OVF Setting ........................................................................................ 426
Figure 11-7
Timing of WOVF Setting .................................................................................... 427
Figure 11-8
Contention between TCNT Write and Increment................................................ 428
Figure 12-1
Block Diagram of SCI0........................................................................................ 433
Figure 12-2
Block Diagram of SCI1 and SCI2........................................................................ 434
Figure 12-3
Examples of Base Clock when Average Transfer Rate is Selected (1) ............... 461
Figure 12-4
Examples of Base Clock when Average Transfer Rate is Selected (2) ............... 462
Figure 12-5
Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, Two Stop Bits) .............................................. 468
Figure 12-6
Relation between Output Clock and Transfer Data Phase
(Asynchronous Mode).......................................................................................... 470
Figure 12-7
Sample SCI Initialization Flowchart.................................................................... 471
Figure 12-8
Sample Serial Transmission Flowchart................................................................ 472
Figure 12-9
Example of Operation in Transmission in Asynchronous Mode
(Example with 8-Bit Data, Parity, One Stop Bit) ................................................ 474
Figure 12-10
Sample Serial Reception Data Flowchart (1)....................................................... 475
Figure 12-11
Sample Serial Reception Data Flowchart (2)....................................................... 476
Figure 12-12
Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit) ................................................ 478
Figure 12-13
Example of Inter-Processor Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A) ........................................ 480
Figure 12-14
Sample Multiprocessor Serial Transmission Flowchart ...................................... 481
Figure 12-15
Example of SCI Operation in Transmission
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)............................ 483
Figure 12-16
Sample Multiprocessor Serial Reception Flowchart (1)...................................... 484
Figure 12-17
Sample Multiprocessor Serial Reception Flowchart (2)...................................... 485