
xiv
Figures
Figure 1-1
H8S/2214 Internal Block Diagram ......................................................................
5
Figure 1-2
H8S/2214 Pin Arrangement (TFP-100B, TFP-100G: Top View) .......................
6
Figure 1-3
H8S/2214 Pin Arrangement (TBP-112: Top View) ............................................
7
Figure 2-1
CPU Operating Modes ......................................................................................... 20
Figure 2-2
Exception Vector Table (Normal Mode) ............................................................. 21
Figure 2-3
Stack Structure in Normal Mode ......................................................................... 22
Figure 2-4
Exception Vector Table (Advanced Mode) ......................................................... 23
Figure 2-5
Stack Structure in Advanced Mode ..................................................................... 24
Figure 2-6
Memory Map........................................................................................................ 25
Figure 2-7
CPU Registers...................................................................................................... 26
Figure 2-8
Usage of General Registers.................................................................................. 27
Figure 2-9
Stack..................................................................................................................... 28
Figure 2-10
General Register Data Formats (1) ...................................................................... 31
Figure 2-11
General Register Data Formats (2) ...................................................................... 32
Figure 2-12
Memory Data Formats ......................................................................................... 33
Figure 2-13
Instruction Formats (Examples)........................................................................... 47
Figure 2-14
Branch Address Specification in Memory Indirect Mode ................................... 51
Figure 2-15
Processing States.................................................................................................. 55
Figure 2-16
State Transitions................................................................................................... 56
Figure 2-17
Stack Structure after Exception Handling (Examples) ........................................ 59
Figure 2-18
On-Chip Memory Access Cycle .......................................................................... 61
Figure 2-19
Pin States during On-Chip Memory Access ........................................................ 62
Figure 2-20
On-Chip Supporting Module Access Cycle......................................................... 63
Figure 2-21
Pin States during On-Chip Supporting Module Access....................................... 64
Figure 3-1
Memory Map in Each Operating Mode in the H8S/2214.................................... 72
Figure 4-1
Exception Sources................................................................................................ 74
Figure 4-2
Reset Sequence (Modes 2 and 3: Not available in the H8S/2214) ...................... 78
Figure 4-3
Reset Sequence (Mode 4) .................................................................................... 79
Figure 4-4
Interrupt Sources and Number of Interrupts ........................................................ 81
Figure 4-5
Stack Status after Exception Handling
(Normal Modes: Not available in the H8S/2214) ................................................ 83
Figure 4-6
Stack Status after Exception Handling (Advanced Modes)................................. 83
Figure 4-7
Operation when SP Value is Odd ........................................................................ 84
Figure 5-1
Block Diagram of Interrupt Controller ................................................................ 86
Figure 5-2
Block Diagram of Interrupts IRQ7 to IRQ0 ........................................................ 93
Figure 5-3
Timing of Setting IRQnF ..................................................................................... 94
Figure 5-4
Block Diagram of Interrupt Control Operation.................................................... 98
Figure 5-5
Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control
Mode 0 ................................................................................................................. 101
Figure 5-6
Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control
Mode 2 ................................................................................................................. 103