
613
18.4.3
Bus Timing
Table 18-8 lists the bus timing.
Table 18-8 Bus Timing
Condition: V
CC = 2.7 V to 3.6 V, AVCC = 2.7 V to 3.6 V, Vref = AVCC,
V
SS = AVSS = 0 V, = 2 to 16 MHz, Ta = –20°C to +75°C (regular specifications),
T
a = –40°C to +85°C (wide-range specifications)
Item
Symbol
Min
Max
Unit
Test Conditions
Address delay time
t
AD
—
50
ns
Figure 18-7,
Address setup time
t
AS
0.5
× t
cyc – 30
—
ns
Figure 18-8,
Figure 18-10
Address hold time
t
AH
0.5
× t
cyc – 15
—
ns
CS delay time
t
CSD
—
50
ns
Figure 18-7,
Figure 18-8
AS delay time
t
ASD
—
50
ns
Figure 18-7,
Figure 18-8,
Figure 18-10
RD delay time 1
t
RSD1
—
50
ns
Figure 18-7,
Figure 18-8
RD delay time 2
t
RSD2
—
50
ns
Figure 18-7,
Figure 18-8,
Figure 18-10
Read data setup time
t
RDS
30
—
ns
Figure 18-7,
Figure 18-8,
Read data hold time
t
RDH
0
—
ns
Figure 18-10
Read data access time 2
t
ACC2
—
1.5
× t
cyc – 65
ns
Figure 18-7
Read data access time 3
t
ACC3
—
2.0
× t
cyc – 65
ns
Figure 18-7,
Figure 18-10
Read data access time 4
t
ACC4
—
2.5
× t
cyc – 65
ns
Figure 18-8
Read data access time 5
t
ACC5
—
3.0
× t
cyc – 65
ns
WR delay time 1
t
WRD1
—50
ns
WR delay time 2
t
WRD2
—
50
ns
Figure 18-7,
Figure 18-8
WR pulse width 1
t
WSW1
1.0
× t
cyc – 30
—
ns
Figure 18-7
WR pulse width 2
t
WSW2
1.5
× t
cyc – 30
—
ns
Figure 18-8