
xix
Figure 12-18
Example of SCI Operation in Reception
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)............................ 486
Figure 12-19
Data Format in Synchronous Communication..................................................... 487
Figure 12-20
Sample SCI Initialization Flowchart.................................................................... 488
Figure 12-21
Sample Serial Transmission Flowchart................................................................ 489
Figure 12-22
Example of SCI Operation in Transmission ........................................................ 490
Figure 12-23
Sample Serial Reception Flowchart ..................................................................... 492
Figure 12-24
Example of SCI Operation in Reception.............................................................. 493
Figure 12-25
Sample Flowchart of Simultaneous Serial Transmit and Receive Operations .... 494
Figure 12-26
Receive Data Sampling Timing in Asynchronous Mode .................................... 499
Figure 12-27
Example of Clocked Synchronous Transmission by DTC .................................. 500
Figure 12-28
Sample Flowchart for Mode Transition during Transmission ............................. 501
Figure 12-29
Asynchronous Transmission Using Internal Clock ............................................. 502
Figure 12-30
Synchronous Transmission Using Internal Clock................................................ 502
Figure 12-31
Sample Flowchart for Mode Transition during Reception .................................. 503
Figure 12-32
Operation when Switching from SCK Pin Function to Port Pin Function .......... 504
Figure 12-33
Operation when Switching from SCK Pin Function to Port Pin Function
(Example of Preventing Low-Level Output) ....................................................... 505
Figure 13-1
Block Diagram of D/A Converter........................................................................ 508
Figure 13-2
Example of D/A Converter Operation ................................................................. 512
Figure 14-1
Block Diagram of RAM....................................................................................... 513
Figure 15-1
Block Diagram of ROM....................................................................................... 517
Figure 15-2
Block Diagram of Flash Memory ........................................................................ 521
Figure 15-3
Flash Memory State Transitions .......................................................................... 522
Figure 15-4
Boot Mode............................................................................................................ 523
Figure 15-5
User Program Mode ............................................................................................. 524
Figure 15-6
Reading Overlap RAM Data in User Mode or User Program Mode................... 525
Figure 15-7
Writing Overlap RAM Data in User Program Mode ........................................... 526
Figure 15-8
Flash Memory Blocks .......................................................................................... 527
Figure 15-9
System Configuration in Boot Mode ................................................................... 539
Figure 15-10
Boot Mode Execution Procedure ......................................................................... 540
Figure 15-11
Automatic SCI Bit Rate Adjustment.................................................................... 541
Figure 15-12
RAM Areas in Boot Mode ................................................................................... 542
Figure 15-13
User Program Mode Execution Procedure .......................................................... 544
Figure 15-14
Program/Program-Verify Flowchart.................................................................... 547
Figure 15-15
Erase/Erase-Verify Flowchart.............................................................................. 549
Figure 15-16
Flash Memory State Transitions .......................................................................... 553
Figure 15-17
Flowchart for Flash Memory Emulation in RAM ............................................... 554
Figure 15-18
Example of RAM Overlap Operation .................................................................. 555
Figure 15-19
On-Chip ROM Memory Map .............................................................................. 557
Figure 15-20
Socket Adapter Pin Correspondence Diagram .................................................... 558
Figure 15-21
Timing Waveforms for Memory Read after Memory Write ............................... 561