![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT79L71IB-F_datasheet_100145/XRT79L71IB-F_259.png)
PRELIMINARY
XRT79L71
244
REV. P2.0.0
1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE
TABLE 32: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE RXOHCLK SIGNAL, SINCE
THE
RXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS BEING PROCESSED BY
THE
RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK
NUMBER OF RISING EDGES IN RXOHCLK, SINCE RXOHFRAME
BEING SAMPLED
"HIGH"
THE OVERHEAD BIT TO BE OUTPUT BY THE RECEIVE OVERHEAD
DATA OUTPUT INTERFACE BLOCK
0 (RxOHClk Clock Edge is coincident with the RxOHFrame
signal being sampled "High")
X Bit # 1
1
F1
2
AIC (C11)
3
F0
4
NA (C12)
5
F0
6
FEAC (C13)
7
F1
8
X Bit # 2
9
F1
10
UDL Bit # 1 (C21)
11
F0
12
UDL Bit # 2 (C22)
13
F0
14
UDL Bit # 3 (C23)
15
F1
16
P
17
F1
18
CP Bit # 1 (C31)
19
F0
20
CP Bit # 2 (C32)
21
F0
22
CP Bit # 3 (C33)
23
F1
24
P
25
F1
26
FEBE # 1 (C41)
27
F0
28
FEBE # 2 (C42)
29
F0