
OHCI Controller Programming Model
142
September 2005
SCPS110
7.14 Interrupt Line Register
The interrupt line register communicates interrupt line routing information. See Table 711 for a complete
description of the register contents.
Function 1 register offset: 3Ch
Register type:
Read/Write
Default value:
FFh
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
1
Table 711. Interrupt Line Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
70
INTR_LINE
RW
Interrupt line. This field is programmed by the system and indicates to software which interrupt line the
interrupt pin is connected to. The default value for this field is 00h.
7.15 Interrupt Pin Register
The value read from this register is function dependent and depends on the values of bits 28, the tie-all bit
(TIEALL), and 29, the interrupt tie bit (INTRTIE), in the system control register (PCI offset 80h, see Section
4.29). The INTRTIE bit is compatible with previous TI CardBus controllers, and when set to 1b, ties INTB to
INTA internally. The TIEALL bit ties INTA, INTB, INTC, and INTD together internally. The internal interrupt
connections set by INTRTIE and TIEALL are communicated to host software through this standard register
interface. This read-only register is described for all PCIxx12 functions in Table 712.
Function 1 register offset: 3Dh
Register type:
Read-only
Default value:
02h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
Table 712. PCI Interrupt Pin Register—Read-Only INTPIN Per Function
INTRTIE BIT
(BIT 29,
OFFSET 80H)
TIEALL BIT
(BIT 28,
OFFSET 80H)
INTPIN
FUNCTION 0
(CARDBUS)
INTPIN
FUNCTION 1
(1394 OHCI)
INTPIN
FUNCTION 2 (FLASH
MEDIA)
INTPIN
FUNCTION 3
(SD HOST)
INTPIN
FUNCTION 4
(SMART CARD)
0
01h (INTA)
02h (INTB)
Determined by bits 65
(INT_SEL) in the flash
media general control
Determined by bits 65
(INT_SEL) in the SD
host general control
Determined by bits 65
(INT_SEL) in the
Smart Card general
1
0
01h (INTA)
media general control
register (see
Section 11.21)
host general control
register (see
Section 12.22)
Smart Card general
control register (see
Section 13.22)
X
1
01h (INTA)
NOTE: When configuring the controller functions to share PCI interrupts, multifunction terminal MFUNC3 must be configured as IRQSER prior
to setting the INTRTIE bit.