
Smart Card Controller Programming Model
239
September 2005
SCPS110
13.22 General Control Register
This register controls this function. Information of this register can be read from the socket configuration
register in the Smart Card socket control register set. See Table 1313 for a complete description of the
register contents.
Function 4 register offset: 4Ch
Register type:
Read/Write (EEPROM, GRST only)
Default value:
0000h
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
Table 1313. General Control Register
BIT
FIELD NAME
TYPE
DESCRIPTION
158
RSVD
R
Reserved. Bits 158 return 00h when read.
7
PCI_PM_
VERSION_CTRL
RW
PCI power-management version control. This bit controls the value reported in bits 20
(PM_VERSION) of the power-management capabilities register (offset 46h, see Section 13.18).
0 = PM_VERSION field reports 010b for PCI Bus Power Management Interface Specification
(Revision 1.1) compatability
1 = PM_VERSION field reports 011b for PCI Bus Power Management Interface Specification
(Revision 1.2) compatability
65
INT_SEL
RW
Interrupt select. These bits are program the INTPIN register and set which interrupt output is used.
This field is ignored if one of the USE_INTx terminals is asserted.
00 = INTA (pin = 1)
01 = INTB (pin = 2)
10 = INTC (pin = 3)
11 = INTD (pin = 4)
4
D3_COLD
RW
Disable function. Setting this bit to 1b hides this function. PCI configuration register of this function
must be accessible at any time. Clock (PCI and 48 MHz) to the rest of the function blocks must be
gated to reduce power consumption.
30
RSVD
R
Reserved. Bits 30 return 0h when read.
One or more bits in this register are cleared only by the assertion of GRST.
13.23 Subsystem ID Alias Register
The contents of the subsystem access register are aliased to the subsystem vendor ID and subsystem ID
registers at PCI offsets 2Ch and 2Eh, respectively. See Table 1314 for a complete description of the register
contents. All bits in this register are reset by GRST only.
Function 4 register offset: 50h
Register type:
Read/Write (EEPROM, GRST only)
Default value:
8035 104Ch
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
1
0
1
0
1
0
1
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
1
0
1
0
Table 1314. Subsystem ID Alias Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
3116
SubsystemID
RW
Subsystem device ID. The value written to this field is aliased to the subsystem ID register at
PCI offset 2Eh.
150
SubsystemVendorID
RW
Subsystem vendor ID. The value written to this field is aliased to the subsystem vendor ID
register at PCI offset 2Ch.