參數(shù)資料
型號(hào): SN2005118412ZHK
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線控制器
英文描述: PCMCIA BUS CONTROLLER, PBGA216
封裝: GREEN, PLASTIC, MICRO BGA-216
文件頁數(shù): 246/271頁
文件大?。?/td> 3240K
代理商: SN2005118412ZHK
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁當(dāng)前第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁
Principles of Operation
60
September 2005
SCPS110
The naming convention for PC Card signals describes the function for CardBus, 16-bit memory, and 16-bit
I/O cards. For example, CINT//READY(IREQ) includes CINT for CardBus cards, READY for 16-bit memory
cards, and IREQ for 16-bit I/O cards. The CardBus signal name is first. The 16-bit memory card signal name
follows after a double slash (//) with the 16-bit I/O card signal name second, enclosed in parentheses.
The 1997 PC Card Standard describes the power-up sequence that must be followed by the controller when
an insertion event occurs and the host requests that the socket VCC and VPP be powered. Upon completion
of this power-up sequence, the PCIxx12 interrupt scheme can be used to notify the host system (see
Table 311), denoted by the power cycle complete event. This interrupt source is considered a PCIxx12
internal event, because it depends on the completion of applying power to the socket rather than on a signal
change at the PC Card interface.
3.7.2 Interrupt Masks and Flags
Host software may individually mask (or disable) most of the potential interrupt sources listed in Table 311
by setting the appropriate bits in the PCIxx12 controller. By individually masking the interrupt sources listed,
software can control those events that cause a PCIxx12 interrupt. Host software has some control over the
system interrupt the controller asserts by programming the appropriate routing registers. The controller allows
host software to route PC Card CSC and PC Card functional interrupts to separate system interrupts. Interrupt
routing somewhat specific to the interrupt signaling method used is discussed in more detail in the following
sections.
When an interrupt is signaled by the controller, the interrupt service routine must determine which of the events
listed in Table 310 caused the interrupt. Internal registers in the controller provide flags that report the source
of an interrupt. By reading these status bits, the interrupt service routine can determine the action to be taken.
Table 310 details the registers and bits associated with masking and reporting potential interrupts. All
interrupts can be masked except the functional PC Card interrupts, and an interrupt status flag is available
for all types of interrupts.
Notice that there is not a mask bit to stop the controller from passing PC Card functional interrupts through
to the appropriate interrupt scheme. These interrupts are not valid until the card is properly powered, and there
must never be a card interrupt that does not require service after proper initialization.
Table 310 lists the various methods of clearing the interrupt flag bits. The flag bits in the ExCA registers (16-bit
PC Card-related interrupt flags) can be cleared using two different methods. One method is an explicit write
of 1b to the flag bit to clear and the other is by reading the flag bit register. The selection of flag bit clearing
methods is made by bit 2 (IFCMODE) in the ExCA global control register (ExCA offset 1Eh/81Eh, see
Section 5.20), and defaults to the flag-cleared-on-read method.
The CardBus-related interrupt flags can be cleared by an explicit write of 1b to the interrupt flag in the socket
event register (see Section 6.1). Although some of the functionality is shared between the CardBus registers
and the ExCA registers, software must not program the chip through both register sets when a CardBus card
is functioning.
3.7.3 Using Parallel IRQ Interrupts
The seven multifunction terminals, MFUNC6MFUNC0, implemented in the PCIxx12 controller can be routed
to obtain a subset of the ISA IRQs. The IRQ choices provide ultimate flexibility in PC Card host interruptions.
To use the parallel ISA-type IRQ interrupt signaling, software must program the device control register (PCI
offset 92h, see Section 4.38), to select the parallel IRQ signaling scheme. See Section 4.35, Multifunction
Routing Status Register, for details on configuring the multifunction terminals.
A system using parallel IRQs requires (at a minimum) one PCI terminal, INTA, to signal CSC events. This
requirement is dictated by certain card and socket-services software. The INTA requirement calls for routing
the MFUNC0 terminal for INTA signaling. The INTRTIE bit is used, in this case, to route socket interrupt events
to INTA. This leaves (at a maximum) six different IRQs to support legacy 16-bit PC Card functions.
相關(guān)PDF資料
PDF描述
SNA7412ZHK PCMCIA BUS CONTROLLER, PBGA216
SN260Q LOCAL AREA NETWORK CONTROLLER, QCC40
SN54128J TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDIP14
SNJ54128W TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDFP14
SN54132J TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, CDIP14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN200512N 制造商:Texas Instruments 功能描述:
SN200513N 制造商:Texas Instruments 功能描述:
SN200515N 制造商:Texas Instruments 功能描述:
SN200520N 制造商:Texas Instruments 功能描述:
SN200530DR 制造商:Rochester Electronics LLC 功能描述:- Bulk