
ExCA Compatibilty Registers (Function 0)
123
September 2005
SCPS110
5.19 ExCA Card Detect and General Control Register
This register controls how the ExCA registers for the socket respond to card removal. It also reports the status
of the VS1 and VS2 signals at the PC Card interface. Table 514 describes each bit in the ExCA card detect
and general control register.
ExCA register offset:
CardBus Socket Address + 816h: Card A ExCA Offset 16h
Register type:
Read-only, Write-only, Read/Write
Default value:
XX00 0000b
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
X
0
Table 514. ExCA Card Detect and General Control Register Description
BIT
SIGNAL
TYPE
FUNCTION
7
VS2STAT
R
VS2. This bit reports the current state of the VS2 signal at the PC Card interface, and, therefore, does not
have a default value.
0 = VS2 is low.
1 = VS2 is high.
6
VS1STAT
R
VS1. This bit reports the current state of the VS1 signal at the PC Card interface, and, therefore, does not
have a default value.
0 = VS1 is low.
1 = VS1 is high.
5
SWCSC
W
Software card detect interrupt. If card detect enable, bit 3 in the ExCA card status change interrupt
configuration register (ExCA offset 805h, see Section 5.6) is set, then writing a 1b to this bit causes a
card-detect card-status-change interrupt for the associated card socket.
If the card-detect enable bit is cleared to 0b in the ExCA card status-change interrupt configuration register
(ExCA offset 805h, see Section 5.6), then writing a 1b to the software card-detect interrupt bit has no effect.
This bit is write-only.
A read operation of this bit always returns 0b. Writing a 1b to this bit also clears it. If bit 2 of the ExCA global
control register (ExCA offset 81Eh, see Section 5.20) is set and a 1b is written to clear bit 3 of the ExCA
card status change interrupt register, then this bit also is cleared.
4
CDRESUME
RW
Card detect resume enable. If this bit is set to 1b and a card detect change has been detected on the CD1
and CD2 inputs, then the RI_OUT output goes from high to low. The RI_OUT remains low until the card
status change bit in the ExCA card status-change register (ExCA offset 804h, see Section 5.5) is cleared.
If this bit is 0b, then the card detect resume functionality is disabled.
0 = Card detect resume disabled (default)
1 = Card detect resume enabled
32
RSVD
R
These bits return 00b when read. Writes have no effect.
1
REGCONFIG
RW
Register configuration upon card removal. This bit controls how the ExCA registers for the socket react
to a card removal event. This bit is encoded as:
0 = No change to ExCA registers upon card removal (default)
1 = Reset ExCA registers upon card removal
0
RSVD
R
This bit returns 0b when read. A write has no effect.
One or more bits in this register are cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared
by the assertion of PRST or GRST.