
Flash Media Controller Programming Model
214
September 2005
SCPS110
11.22 Subsystem Access Register
The contents of the subsystem access register are aliased to the subsystem vendor ID and subsystem ID
registers at PCI offsets 2Ch and 2Eh, respectively. See Table 1115 for a complete description of the register
contents. All bits in this register are reset by GRST only.
Function 2 offset:
50h
Register type:
Read/Write
Default value:
0000 0000h
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
Table 1115. Subsystem Access Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
3116
SubsystemID
RW
Subsystem device ID. The value written to this field is aliased to the subsystem ID register at
PCI offset 2Eh.
150
SubsystemVendorID
RW
Subsystem vendor ID. The value written to this field is aliased to the subsystem vendor ID
register at PCI offset 2Ch.
11.23 Diagnostic Register
This register programs the M and N inputs to the PLL and enables the diagnostic modes. The default values
for M and N in this register set the PLL output to be 80 MHz, which is divided to get the 40 MHz and 20 MHz
needed by the flash media cores. See Table 1116 for a complete description of the register contents. All bits
in this register are reset by GRST only.
Function 2 offset:
54h
Register type:
Read-only, Read/Write
Default value:
0000 0105h
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
1
0
1
Table 1116. Diagnostic Register Description
BIT
SIGNAL
TYPE
FUNCTION
3117
TBD_CTRL
R
PLL control bits. These bits are reserved for PLL control and test bits.
16
DIAGNOSTIC
RW
Diagnostic test bit. This test bit shortens the PLL clock CLK_VALID time and shortens the card
detect debounce times for simulation and TDL.
1511
RSVD
R
Reserved. Bits 1511 return 00000b when read.
108
PLL_N
RW
PLL_N input. The default value of this field is 001b.
75
RSVD
R
Reserved. Bits 75 return 000b when read.
40
PLL_M
RW
PLL_M input. The default value of this field is 05h.