
ExCA Compatibilty Registers (Function 0)
124
September 2005
SCPS110
5.20 ExCA Global Control Register
This register controls both PC Card sockets, and is not duplicated for each socket. The host interrupt mode
bits in this register are retained for 82365SL-DF compatibility. See Table 515 for a complete description of
the register contents.
ExCA register offset:
CardBus Socket Address + 81Eh: Card A ExCA Offset 1Eh
Register type:
Read-only, Read/Write
Default value:
00h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
Table 515. ExCA Global Control Register Description
BIT
SIGNAL
TYPE
FUNCTION
75
RSVD
R
These bits return 000b when read. Writes have no effect.
4
INTMODEB
RW
Level/edge interrupt mode select, card B. This bit selects the signaling mode for the PCIxx12 host interrupt
for card B interrupts. This bit is encoded as:
0 = Host interrupt is edge mode (default).
1 = Host interrupt is level mode.
3
INTMODEA
RW
Level/edge interrupt mode select, card A. This bit selects the signaling mode for the PCIxx12 host interrupt
for card A interrupts. This bit is encoded as:
0 = Host interrupt is edge-mode (default).
1 = Host interrupt is level-mode.
2
IFCMODE
RW
Interrupt flag clear mode select. This bit selects the interrupt flag clear mechanism for the flags in the ExCA
card status change register. This bit is encoded as:
0 = Interrupt flags cleared by read of CSC register (default)
1 = Interrupt flags cleared by explicit writeback of 1
1
CSCMODE
RW
Card status change level/edge mode select. This bit selects the signaling mode for the PCIxx12 host
interrupt for card status changes. This bit is encoded as:
0 = Host interrupt is edge-mode (default).
1 = Host interrupt is level-mode.
0
PWRDWN
RW
Power-down mode select. When this bit is set to 1b, the controller is in power-down mode. In power-down
mode the PCIxx12 card outputs are placed in a high-impedance state until an active cycle is executed on
the card interface. Following an active cycle the outputs are again placed in a high-impedance state. The
controller still receives functional interrupts and/or card status change interrupts; however, an actual card
access is required to wake up the interface. This bit is encoded as:
0 = Power-down mode disabled (default)
1 = Power-down mode enabled
One or more bits in this register are cleared only by the assertion of GRST.
5.21 ExCA I/O Windows 0 and 1 Offset-Address Low-Byte Registers
These registers contain the low byte of the 16-bit I/O window offset address for I/O windows 0 and 1. The 8
bits of these registers correspond to the lower 8 bits of the offset address, and bit 0 is always 0b.
Register:
ExCA I/O window 0 offset-address low-byte
ExCA register offset:
CardBus Socket Address + 836h: Card A ExCA Offset 36h
Register:
ExCA I/O window 1 offset-address low-byte
ExCA register offset:
CardBus Socket Address + 838h: Card A ExCA Offset 38h
Register type:
Read/Write, Read-only
Default value:
00h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0