
Introduction
29
September 2005
SCPS110
SW1 = Switchable 50-
A pullup/200-A pulldown implemented depending on situation
SW2 = Switchable 100-
A pullup/100-A pulldown implemented depending on situation
SW3 = Switchable 200-
A pullup/200-A pulldown implemented depending on situation
Power Rail signifies which rail the terminal is clamped to for protection.
External Components signifies any external components needed for normal operation.
Pin Strapping (If Unused) signifies how the terminal must be implemented if its function is not needed.
The terminals are grouped in tables by functionality, such as PCI system function, power-supply function, etc.
The terminal numbers are also listed for convenient reference.
Table 26. Power Supply Terminals
Output description, internal pullup/pulldown resistors, and the power rail designation are not applicable for the
power supply terminals.
TERMINAL
DESCRIPTION
I/O
INPUT
EXTERNAL
PIN STRAPPING
NAME
NUMBER
DESCRIPTION
I/O
TYPE
INPUT
EXTERNAL
COMPONENTS
PIN STRAPPING
(IF UNUSED)
AGND
R14, U13, U14
Analog circuit ground terminals
GND
NA
AVDD_33
P13, P14, U15
Analog circuit power terminals. A parallel combination of high
frequency decoupling capacitors near each terminal is
suggested, such as 0.1
F and 0.001 F. Lower frequency
10-
F filtering capacitors are also recommended. These supply
terminals are separated from VDDPLL_33 internal to the
controller to provide noise isolation. They must be tied to a
low-impedance point on the circuit board.
GND
0.1-
F, 0.001-F,
and 10-
F
capacitors tied to
AGND
NA
GND
F07, F10, F13,
G14, H06, K06,
K14, M14, N06,
P07, P09
Digital ground terminal
GND
NA
VCC
F06, F09, F12,
F14, J06, J14,
L06, L14, P06,
P08, P10
Power supply terminal for I/O and internal voltage regulator
PWR
0.1-
F and
0.001-
F
decoupling
capacitors
NA
VCCCB
A15, J19
Clamp voltage for PC Card interface. Matches card signaling
environment, 5 V or 3.3 V
PWR
0.1-
F capacitor
tied to GND
Float
VCCP
P01, W08
Clamp voltage for PCI and miscellaneous I/O, 5 V or 3.3 V
PWR
NA
VDDPLL_15
P15
1.5-V PLL circuit power terminal. An external capacitor (0.1
F
recommended) must be placed between terminals T18 and
R17 (VSSPLL) when the internal voltage regulator is enabled
(VR_EN = 0 V). When the internal voltage regulator is disabled,
1.5-V must be supplied to this terminal and a parallel
combination of high frequency decoupling capacitors near the
terminal is suggested, such as 0.1
F and 0.001 F. Lower
frequency 10-
F filtering capacitors are also recommended.
0.1-
F, 0.001-F,
and 10-
F
capacitors tied to
VSSPLL
NA
VDDPLL_33
U19
3.3-V PLL circuit power terminal. A parallel combination of high
frequency decoupling capacitors near the terminal is
suggested, such as 0.1
F and 0.001 F. Lower frequency
10-
F filtering capacitors are also recommended. This supply
terminal is separated from AVDD internal to the controller to
provide noise isolation. It must be tied to a low-impedance
point on the circuit board. When the internal voltage regulator is
disabled (VR_EN = 3.3 V), no voltage is required to be
supplied to this terminal.
PWR
0.1-
F, 0.001-F,
and 10-
F
capacitors tied to
VSSPLL
NA
VR_EN
K02
Internal voltage regulator enable. Active low
AF
Pulled directly to
GND
NA
VSSPLL
R17
PLL circuit ground terminal. This terminal must be tied to the
low-impedance circuit board ground plane.
GND
NA
VR_PORT
K01, K19
1.5-V output from the internal voltage regulator
PWR
0.1-
F capacitor
tied to GND
NA