
13. DMACII
Table 13.2
DMACII Index Configuration in Transfer Mode
Figure 13.3
MOD
DMAC II index
Not used
Chain transfer
Used
Not used
End-of-
Transfer
Interrupt
Not used
Used
Not used
Used
Transfer data
Memory-to-Memory Transfer/
Immediate Data Transfer
Multiple
Transfer
Calculation Transfer
Used
Cannot used
Not used
Used
Not used
Used
Not used
8 bytes
12 bytes
16 bytes
18 bytes
MOD
SADR
DADR
COUNT
MOD
CADR0
SADR
DADR
COUNT
CADR1
MOD
IADR0
SADR
DADR
COUNT
IADR1
MOD
CADR0
SADR
DADR
COUNT
IADR0
IADR1
CADR1
MOD
DADR
SADR
OADR
COUNT
IADR1
CADR1
IADR0
CADR0
MOD
DADR
SADR
OADR
COUNT
MOD
DADR
SADR
OADR
COUNT
CADR1
CADR0
MOD
DADR
SADR
OADR
COUNT
IADR1
IADR0
MOD
DADR1
SADR1
COUNT
DADRi
SADRi
10 bytes
14 bytes
i = 0 to 7
max. 32 bytes
(when i = 7)
Cannot used
12 bytes
b15
b8 b7
b0
Function
(MULT = 0)
Bit Symbol
Bit Name
RW
Transfer Mode (MOD)(1)
NOTES:
1. MOD must be located in the RAM.
2. When the MULT bit is set to 0, bits 6 to 4 function as bits OPER, BRST, and INTE. When the MULT bit is set to 1, bits 6 to 4
function as bits CNT2 to CNT0.
Function
(MULT = 1)
SIZE
Transfer unit select bit
0: 8 bits
1: 16 bits
RW
IMM
Transfer data select bit
0: Immediate data
1: Memory
RW
Set to 1
UPDS
Transfer source direction
select bit
0: Fixed address
1: Incremented address
RW
UPDD
Transfer destination
direction select bit
0: Fixed address
1: Incremented address
RW
Calculation transfer
function select bit
0: Not used
1: Used
RW
b6 b5 b4
0 0 0: Do not set to this
value
0 0 1: Once
0 1 0: Twice
:
1 1 0: 6 times
1 1 1: 7 times
OPER/
CNT0(2)
Burst transfer select bit
0: Single transfer
1: Burst transfer
RW
BRST/
CNT1(2)
End-of-transfer interrupt
select bit
0: Interrupt not used
1: Interrupt used
RW
INTE/
CNT2(2)
CHAIN
Chain transfer
select bit
0: Chain transfer not
used
1: Chain transfer used
RW
Set to 0
(b14-b8)
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
MULT
Multiple transfer
select bit
0: Multiple transfer not
used
RW
1: Multiple transfer used