
17. A/D Converter
Figure 17.6
AD0CON4 Register, AD00 to AD07 Registers
b7
0
b6 b5 b4
b1
b2
b3
Symbol
AD0CON4
Address
0392h
After Reset
XXXX 00XXb
b0
Function
Bit Symbol
Bit Name
RW
(b7-b4)
Reserved bits
RW
A/D0 Control Register 4(1)
APS10
RW
APS11
b3 b2
0 0: (Note 4)
0 1: AN_0 to AN_7, AN15_0 to AN15_7
1 0: AN_0 to AN_7, AN0_0 to AN0_7
1 1: AN_0 to AN_7, AN2_0 to AN2_7
Multi-port sweep port
select bits(2, 3)
(b1-b0)
RW
Set to 0.
When read, the content is undefined.
NOTES:
1. If the AD0CON4 register is rewritten during A/D conversion, the conversion result will be incorrect.
2. Do not set bits APS11 and APS10 to 01b in the 100-pin package.
3. Bits APS11 and APS10 bits cannot be set to 10b or 11b in memory expansion mode.
4. When the MSS bit in the AD0CON3 register is set to 0 (multi-port sweep mode disabled), set bits APS11 and APS10 to 00b.
When the MSS bit is set to 1 (multi-port sweep mode enabled), set bits APS11 and APS10 to other than 00b.
Reserved bits
Set to 0.
When read, the content is undefined.
b15
b7
b8
A/D0 Register i(1, 2, 3, 4) (i = 0 to 7)
Symbol
AD00
AD01 to AD03
AD04 to AD06
AD07
Address
0381h - 0380h
0383h - 0382h, 0385h - 0384h, 0387h - 0386h
0389h - 0388h, 038Bh - 038Ah, 038Dh - 038Ch
038Fh - 038Eh
After Reset
b0
00000000 XXXXXXXXb
Function
RW
RO
NOTES:
1. When the AD0i register is read by program in DMAC operating mode, the content is undefined.
2. If the next A/D conversion result is stored before reading the AD0i register, the content is undefined.
3. Only AD00 register is enabled in DMAC operating mode. The contents of other registers are undefined.
4. In DMAC operating mode and 10-bit mode, select a 16-bit transfer for DMAC.
RO
In 10-bit mode: 2 high-order bits in A/D conversion result
In 8-bit mode: When read, the content is undefined
8 low-order bits in A/D conversion result
Reserved bits. When read, the content is 0.
0
0 0