
Table 24.6
Port P8 Peripheral Function Input/Output Control
Table 24.7
Port P9 Peripheral Function Input/Output Control
PS2 Register
PSL2 Register
PSC2 Register
PSD2 Register
Bit 0
0: P8_0/TA4OUT input/
RXD5 input/
UD0A input/
UD1A input
1: Select by the PSL2_0
bit
0: TA4OUT output
1: U output
Set to 0
Bit 1
0: P8_1/TA4IN input/
IIO1_5 input/
CTS5 input/
UD0B input/
UD1B input
1: Select by the PSL2_1
bit
0: U output
1: Select by the PSC2_1
bit
0: Do not set to this value
1: Select by the PSD2_1
bit
0: IIO1_5 output
1: RTS5 output
Bit 2
0: P8_2/INT0 input
1: Select by the PSL2 _2
bit
0: Do not set to this value
1: Select by the PSC2_2
bit
0: CAN0OUT output
1: CAN1OUT output
Set to 0
Bit 3
0: P8_3/INT1 input/
CAN0IN input/
CAN1IN input
1: Do not set to this value
Set to 0
Bit 4
0: P8_4/INT2 input
1: Do not set to this value
Set to 0
Bits 5 to 7 Set to 000b
PS3 Register
PSL3 Register
PSC3 Register
Bit 0
0: P9_0/TB0IN input/CLK3 input
1: Select by the PSL3_0 bit
0: CLK3 output
1: Do not set to this value
Set to 0
Bit 1
0: P9_1/TB1IN input/RXD3 input/
SCL3 input
1: Select by the PSL3_1 bit
0: SCL3 output
1: STXD3 output
Set to 0
Bit 2
0: P9_2/TB2IN input/
SRXD3 input/SDA3 input
1: Select by the PSL3_2 bit
0: TXD3 output/SDA3 output
1: Do not set to this value
Set to 0
Bit 3
0: P9_3/TB3IN input/CTS3 input/
SS3 input/DA0 output
1: RTS3 output
0: Except DA0 output
1: DA0 output
Set to 0
Bit 4
0: P9_4/TB4IN input/CTS4 input/
SS4 input/DA1 output
1: RTS4 output
0: Except DA1 output
1: DA1 output
Set to 0
Bit 5
0: P9_5/CLK4 input/
CAN1IN input/CAN1WU input
1: CLK4 output
0: Except ANEX0 input
1: ANEX0 input
Set to 0
Bit 6
0: P9_6/SRXD4 input/SDA4 input
1: Select by the PSC3_6 bit
0: Except ANEX1 input
1: ANEX1 input
0: TXD4 output/SDA4 output
1: CAN1OUT output
Bit 7
0: P9_7/RXD4 input/
ADTRG input/SCL4 input
1: Select by the PSL3_7 bit
0: SCL4 output
1: STXD4 output
Set to 0