
Figure 16.10
U0TB to U4TB Registers, U0RB to U4RB Registers
Symbol
Address
After Reset
RW
WO
UARTi Transmit Buffer Register (1) (i = 0 to 4)
U0TB to U2TB
U3TB, U4TB
036Bh - 036Ah, 02EBh - 02EAh, 033Bh - 033Ah
032Bh - 032Ah, 02FBh - 02FAh
Undefined
Function
Bit Symbol
Transmit data (D7 to D0)
b7
b8
b15
b0
(b7-b0)
WO
Transmit data (D8)
(b8)
Nothing is assigned.
If necessary, set to 0. When read, the content is undefined
(b15-b9)
Symbol
Address
After Reset
RW
RO
UARTi Receive Buffer Register (i = 0 to 4)
U0RB to U2RB
U3RB, U4RB
036Fh - 036Eh, 02EFh - 02EEh, 033Fh - 033Eh
032Fh - 032Eh, 02FFh - 02FEh
Undefined
Function
Bit Symbol
Received data (D7 to D0)
b7
b8
b15
b0
(b7-b0)
RO
Received data (D8)
(b8)
(b10-b9)
NOTE:
1. Use the MOV instruction to set the UiTB register.
Bit Name
Nothing is assigned.
If necessary, set to 0. When read, the content is undefined
RW
0: Not detected (win)
1: Detected (lose)
Arbitration lost detect flag(1)
ABT
RO
0: No overrun error occurs
1: Overrun error occurs
Overrun error flag(2)
OER
RO
0: No framing error occurs
1: Framing error occurs
Framing error flag(2, 3)
FER
RO
0: No parity error occurs
1: Parity error occurs
Parity error flag(2, 3)
PER
RO
0: No error occurs
1: Error occurs
Error sum flag(2, 3)
SUM
NOTES:
1. Only a 1 can be written to the ABT bit.
2. When bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the UiC1 register is set to
0 (receive disable), bits OER, FER, PER and SUM bits are set to 0.
When bits OER, FER and PER are all set to 0, the SUM bit is also set to 0.
Bits FER and PER are set to 0 by reading the low-order bits in the UiRB register.
3. Framing error flag, parity error flag, and error sum flag are disabled when bits SMD2 to SMD0 in the UiMR register are set to 001b
(clock synchronous serial interface mode) or 010b (I2C mode). When read, the contents are undefined.