
15. Three-Phase Motor Control Timer Function
Figure 15.2
INVC0 Register
b7 b6 b5 b4
b1
b2
b3
Three-Phase PWM Control Register 0(1)
Symbol
INVC0
Address
0308h
Bit Symbol
Bit Name
RW
INV00
After Reset
00h
RW
b0
Function
Interrupt enable output polarity
select bit
INV01
RW
0: ICTB2 counter is incremented by 1 when
timer B2 underflows
1: Selected by the INV00 bit(3)
Interrupt enable output
specification bit(2)
0: ICTB2 counter is incremented by 1 at the rising
edge of the timer A1 reload control signal
1: ICTB2 counter is incremented by 1 at the falling
edge of the timer A1 reload control signal(3)
INV02
Mode select bit(4, 5)
0: Three-phase control timer function not used
1: Three-phase control timer function used(6)
INV03
Output control bit
0: Three-phase control timer output disabled(6)
1: Three-phase control timer output enabled(7)
Modulation mode select bit(9)
0: Triangular wave modulation mode
1: Sawtooth wave modulation mode(10)
INV06
RW
INV04
Positive-negative phase
concurrent active disable
function enable bit
0: Concurrent active output enabled
1: Concurrent active output disabled
INV05
Positive-negative phase
concurrent active output
detect flag
0: Not detected
1: Detected (8)
RO
Software trigger select bit
Transfer trigger is generated when the INV07 bit
is set to 1. Trigger towards the dead time timer is
also generated when the INV06 bit is set to 1.
The value is 0 when read
INV07
RW
Timing to transfer from registers
IDB0 and IDB1 to the three-phase
output shift register
Timing to trigger the dead time timer
when the INV16 bit = 0
Mode
Item
INV13 bit
Transfer trigger: timer B2 underflow, a write to the INV07 bit, or a write to the TB2 register while the INV10 bit is set to 1.
10. When the INV06 bit is set to 1, set the INV11 bit to 0 and the PWCON bit in the TB2SC register to 0 (timer B2 underflows).
Transferred once when the transfer trigger
is generated after setting registers IDB0
and IDB1
INV06 Bit = 0
Triangular wave modulation mode
At the falling edge of a one-shot pulse of
timers A1, A2, or A4
Enabled when the INV11 bit = 1 and the
INV06 bit = 0
Transferred every time the transfer trigger
is generated
INV06 Bit = 1
Sawtooth wave modulation mode
Synchronized with the transfer trigger and
the falling edge of a one-shot pulse of
timers A1, A2, and A4
Disabled
NOTES:
1. Set the INVC0 register after the PRC1 bit in the PRCR register is set to 1 (write enable). Set bits INV06 and INV02 to INV00
while timers A1,A2, A4, and B2 stop.
2. Set the INV01 bit to 1 after setting the ICTB2 register.
3. The INV01 bit is enabled only when the INV11 bit in the INVC1 register is set to 1 (three-phase mode 1). When the INV11 bit is
set to 0 (three-phase mode 0), the ICTB2 counter is incremented by one every time timer B2 underflows, regardless of INV01
and INV00 bit settings.
When the INV01 bit is set to 1, set the timer A1 count start flag before the first timer B2 underflow.
When the INV00 bit is set to 1, if the setting value of the ICTB counter is n, the first interrupt is generated when timer B2
underflows
n-1 times. Subsequent interrupts are generated every n times timer B2 underflows.
4. Set the INV02 bit to 1 to operate the dead time timer, U-, V-, and W-phase output control circuits, and ICTB2 counter.
5. Set pins after the INV02 bit is set to 1. See Table 15.2 for pin settings.
6. When the INV03 bit is set to 0 and the INV02 bit to 1, pins U, U, V, V, W, and W (including pins set to use for other output
functions) are all placed in high-impedance states.
7. The INV03 bit is set to 0 when one of the following occurs:
-Reset
-Concurrent active state occurs while the INV04 bit is set to 1
-The INV03 bit is set to 0 by program
-Signal applied to the NMI pin changes from "H" to "L" (when an "L" is applied to the NMI pin, the INV03 bit cannot be set to 1).
8. The INV05 bit cannot be set to 1 by program. To set the INV05 bit to 0, write a 0 to the INV04 bit.
9. The following table describes how the INV06 bit works.