
15. Three-Phase Motor Control Timer Function
Figure 15.3
INVC1 Register
b7 b6 b5 b4
b1
b2
b3
Three-Phase PWM Control Register 1(1)
Symbol
INVC1
Address
0309h
Bit Symbol
Bit Name
RW
After Reset
00h
b0
Function
INV10
RW
0: Timer B2 underflows
1: Timer B2 underflows and write to the TB2
register
Timer A1, A2, and A4
start trigger select bit
INV11
Timer A1-1, A2-1, and A4-1
control bit(2)
0: Three-phase mode 0
1: Three-phase mode 1(3)
INV12
Dead time timer
count source select bit
0: f1
1: f1 divided by 2
Dead time timer
trigger select bit
0: Falling edge of one-shot pulses of timers
A1, A2, and A4(5)
1: Rising edge of the three-phase output shift
register (U-, V-, W-phase)
INV16
RW
0
RO
INV13
Carrier wave detect flag(4)
0: Timer A1 reload control signal is 0
1: Timer A1 reload control signal is 1
INV14
Output polarity control bit
0: "L" active of output waveform
1: "H" active of output waveform
RW
NOTES:
1. Set the INVC1 register after the PRC1 bit in the PRCR register is set to 1 (write enable). Set the INVC1 register while timers A1,
A2, A4, and B2 stop.
2. The following table describes how the INV11 bit works.
Bits INV01 and INV00
in the INVC0 register
Mode
Item
INV13 bit
3. When the INV06 bit is set to 1 (sawtooth wave modulation mode), set the INV11 bit to 0.
Also, when the INV11 bit is set to 0, set the PWCON bit in the TB2SC register to 0 (timer B2 underflows).
4. The INV13 bit is enabled only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit to 1.
5. If the following conditions are all met, set the INV16 bit to 1.
- The INV15 bit is set to 0
- Bits Dij (i = U, V or W, j = 0, 1) and DiBj in the IDBj register always have different values when the INV03 bit in the INVC0
register is set to 1 (three-phase control timer output enabled).
(The positive-phase and negative-phase always output opposite level signals in a period except dead time.)
If above conditions are not all met, set the INV16 bit to 0.
INV11 Bit = 0
Three-phase mode 0
Disabled.
The ICTB2 counter is incremented
whenever timer B2 underflows regardless
of INV01 and INV00 bit settings
Disabled
INV11 Bit = 1
Three-phase mode 1
Enabled
Enabled when the INV11 bit = 1 and the
INV06 bit = 0
RW
(b7)
Reserved bit
Set to 0
RW
INV15
Dead time disable bit
0: Dead time enabled
1: Dead time disabled
RW
Registers TA11, TA21, and TA41
Not used
Used