
Figure 16.37
U5C0 and U6C0 Registers, U5C1 and U6C1 Registers
0: Data in the UiTB register
1: No data in the UiTB register
Transmit buffer empty flag
CTS function select bit
b7
0
b6 b5 b4
b1
b2
b3
Symbol
U5C0, U6C0
Address
01C4h, 01CCh
After Reset
0000 1000b
b0
Function
Bit Symbol
Bit Name
RW
CRS
CLK1
CLK0
(b5)
CKPOL
0: Data in the transmit register
(during transmit operation)
1: No data in the transmit register
(transmit operation is completed)
CLK polarity select bit
UiBRG count source
select bits(3)
CRD
TXEPT
0: CTS function enabled
1: CTS function disabled
0: Transmit data output at the falling edge and
receive data input at the rising edge of the
serial clock
1: Transmit data output at the rising edge and
receive data input at the falling edge of the
serial clock
CTS disable bit
Set to 0
Reserved bit
0: LSB first
1: MSB first
UFORM
UARTi Transmit/Receive Control Register 0 (i = 5, 6)
RW
RO
RW
b1 b0
0 0: f1 selected
0 1: f8 selected
1 0: f2n selected(1)
1 1: Do not set to this value
Bit order select bit(2)
Transmit register empty flag
Enabled when CRD=0
0: CTS function selected
1: CTS function not selected
NOTES:
1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15). To select f2n, set the CST bit
in the TCSPR register to 1 before setting bits CLK1 and CLK0 to 10b .
2. The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous serial interface
mode) or 101b (UART mode, 8-bit transfer data length). Set the UFORM bit to 0 when bits SMD2 to SMD0 are set to 100b
(UART mode, 7-bit transfer data length) or 110b (UART mode, 9-bit transfer data length).
3. Set bits CLK1 and CLK0 before setting the UiBRG register.
b7 b6 b5 b4
b1
b2
b3
Symbol
U5C1, U6C1
Address
01C5h, 01CDh
After Reset
XXXX 0010b
b0
Function
Bit Symbol
Bit Name
RW
TI
TE
(b7-b4)
0: Receive operation disabled
1: Receive operation enabled
Transmit enable bit
RI
RE
0: No data in the UiRB register
1: Data in the UiRB register
Receive complete flag
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
UARTi Transmit/Receive Control Register 1 (i = 5, 6)
RW
RO
RW
RO
Receive enable bit
0: Transmit operation disabled
1: Transmit operation enabled