
16.1.7
Special Mode 5 (SIM Mode)
In SIM mode, SIM interface devices can communicate in UART mode. Both direct and inverse formats are
available. The TXDi pin (i = 0 to 4) outputs a low-level (“L”) signal when a parity error is detected.
settings.
Table 16.37
SIM Mode Specifications
NOTES:
1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
2. If an overrun error occurs, the content of the UiRB register is undefined. The IR bit in the SiRIC register remains
unchanged as 0 (interrupt not requested).
Item
Specification
Transfer data format
Transfer data: 8-bit UART mode
One stop bit
When direct format is selected:
Parity: even
Data logic: direct (not inverted)
Bit order: LSB first
When inverse format is selected:
Parity: odd
Data logic: inverse (inverted)
Bit order: MSB first
Baud rate
When the CKDIR bit in the UiMR register is 0 (internal clock):
fj / (16 (m + 1))
fj = f1, f8, f2
n(1) m: setting value of the UiBRG register, 00h to FFh
Do not set the CKDIR bit to 1 (external clock)
Transmit/receive control
The CRD bit in the UiC0 register is set to 1 (CTS function disabled)
Other setting items
The UiIRS bit in the UiC1 register is set to 1 (transmit operation completion is
selected as UARTi transmit interrupt source)
Transmit start condition
To start transmit operation, the following must be met:
Set the TE bit in the UiC1 register to 1 (transmit operation enabled)
The TI bit in the UiC1 register is 0 (data in the UiTB register)
Receive start condition
To start receive operation, the following must be met:
Set the RE bit in the UiC1 register to 1 (receive operation enabled)
Detect the start bit
Interrupt request generation timing While transmitting, the UiIRS bit is set to 1 (transmit operation completed):
when data transmit operation from the UARTi transmit register is completed
While receiving,
when data is transferred from the UARTi receive register to the UiRB register
(receive operation completed)
Error detection
Overrun error occurs when the eighth bit of the next data is received before
reading the UiRB register
Framing error
Framing error occurs when the number of the stop bits set using the STPS bit in
the UiMR register is not detected
Parity error
Parity error occurs when parity is enabled and the received data does not have
the correct even or odd parity set with the PRY bit in the UiMR register.
Error sum flag
Error sum flag is set to 1 when an overrun, framing, or parity error occurs