
22. 16-Slot CAN Module
22.1.12 CANi Slot Interrupt Mask Register (CiSIMKR Register) (i = 0, 1)
Figure 22.15
C0SIMKR and C1SIMKR Registers
The CiSIMKR register determines whether an interrupt request generated by completing a transmit/receive
operation in the corresponding message slot is enabled or disabled. When the SIMj bit (j = 0 to 15) is set to 1
(interrupt request enabled), an interrupt request generated by completing a transmit operation or a receive
operation in the corresponding message slot is enabled. Refer to 22.3 CAN Interrupts for details.
Symbol
Address
After Reset(2)
RW
CANi Slot Interrupt Mask Register (i = 0, 1)(1)
C0SIMKR
C1SIMKR
0211h - 0210h
0291h - 0290h
0000h
Function
Bit
Symbol
Bit Name
RW
Message slot 14
interrupt request mask bit
RW
Message slot 10
interrupt request mask bit
b7
b8
b15
b0
RW
Message slot 11
interrupt request mask bit
RW
SIM15
SIM14
SIM13
SIM11
SIM10
SIM12
SIM5
NOTES:
1. Set the CiSIMKR register while the CiMCTLj (j = 0 to 15) register, corresponding to the bit to be changed, is set to 00h.
2. The value is obtained by setting the SLEEP bit in the CiSLPR register to 1 (sleep mode exited) after reset and supplying the clock
to the CAN module.
RW
SIM9
SIM8
Message slot 9
interrupt request mask bit
Message slot 8
interrupt request mask bit
RW
SIM7
SIM6
Message slot 6
interrupt request mask bit
Message slot 7
interrupt request mask bit
RW
Message slot 4
interrupt request mask bit
Message slot 3
interrupt request mask bit
Message slot 1
interrupt request mask bit
Message slot 2
interrupt request mask bit
SIM4
SIM3
SIM2
SIM1
Message slot 0
interrupt request mask bit
RW
SIM0
Message slot 15
interrupt request mask bit
Message slot 12
interrupt request mask bit
Message slot 13
interrupt request mask bit
Message slot 5
interrupt request mask bit
Controls whether an interrupt request of the
corresponding message slot is enabled or
masked.
0: Interrupt request masked (disabled)
1: Interrupt request enabled