
27. Usage Notes
Rev.1.00
27.9
Timers
27.9.1
Timer A, Timer B
Timers are stopped after reset. Set the TAiS (i = 0 to 4) or TBjS (j = 0 to 5) bit in the TABSR or TBSR register
to 1 (count starts) after setting operating mode, a count source, and a counter value.
The following registers and bits must be changed while the TAiS or TBjS bit is set to 0 (count stops).
Registers TAiMR and TBjMR
Registers TAi and TBj
UDF register
Bits TAZIE, TA0TGL, and TA0TGH in the ONSF register
TRGSR register
27.9.2
Timer A
When bits INV03 and INV02 in the INVC0 register are set to 11b (forced cutoff of the three-phase output by a
low-level (“L”) signal applied to the NMI pin), pins TA1OUT, TA2OUT, and TA4OUT are placed in high-
impedance states by applying an “L” signal to the NMI pin.
27.9.2.1
Timer A (Timer Mode)
The TAiS bit (i = 0 to 4) in the TABSR register is set to 0 (count stops) after reset. Set the TAiS bit to 1
(count starts) after selecting operating mode and setting the TAi register.
The TAi register indicates a counter value while counting at any given time. However, FFFFh can be read
in the reload timing. A setting value can be read between when the TAi register is set while a counter stops
and when a counter is started.
27.9.2.2
Timer A (Event Counter Mode)
The TAiS bit (i = 0 to 4) is set to 0 (count stops) after reset. Set the TAiS bit to 1 (count starts) after
selecting operating mode and setting the TAi register.
The TAi register indicates a counter value while counting at any given time. However, FFFFh can be read
if the timer underflows or 0000h if the timer overflows, in the reload timing. A setting value can be read
between setting the TAi register while a counter stops and starting a counter.