
23. 32-Slot CAN Module
Figure 23.11
Bit Timing Diagram
23.1.9
CAN2 Time Stamp Register (C2TSR Register)
Figure 23.12
C2TSR Registers
The C2TSR register is a 16-bit counter. Bits TSPRE1 and TSPRE0 in the C2CTLR0 register determine the
CAN bus bit clock divided by 1, 2, 3, or 4 as the count source.
When a transmit or receive operation is completed, the value of the C2TSR register is automatically stored into
the message slot.
In loopback mode, the value of the C2TSR register is stored into the data frame receive message slot or remote
frame receive message slot when a receive operation is completed, if the corresponding message slot is
available to store the message. The value of the C2TSR register is not stored when a transmit operation is
completed in loopback mode.
The C2TSR register starts a counter increment when bits RESET1 and RESET0 in the C2CTLR0 register are
set to 0 (CAN module is out of reset).
The C2TSR register becomes 0000h when one of the following events occur:
at the next count timing after the C2TSR register becomes FFFFh,
when both bits RESET1 and RESET0 are set to 1 (CAN module is reset) by program,
when the TSRESET bit in the C2CTLR register is set to 1 (C2TSR register reset) by program.
1
CAN bit time
Setting range of each segment
CAN bit time = 8Tq to 25Tq
SS = 1Tq
PTS = 1Tq to 8Tq
PBS1 = 2Tq to 8Tq
PBS2 = 2Tq to 8Tq
SJW = 1Tq to 4Tq
SS
CAN Bit Time
PTS
PBS1
PBS2
SJW
Sampling point
SJW
Condition of PBS1 and PBS2:
PBS1 ≥ PBS2 ≥ SJW
b15
b7
Symbol
C2TSR
Address
0509h - 0508h
After Reset(1)
0000h
b0
Function
RW
CAN2 Time Stamp Register
RO
Value of time stamp
NOTE:
1. The value is obtained by setting the SLEEP bit in the C2SLPR register to 1 (sleep mode exited) after reset and supplying the
clock to the CAN module.
b8
CAN bus bit clock =