![](http://datasheet.mmic.net.cn/30000/M30956FKTGP_datasheet_2359453/M30956FKTGP_114.png)
10. Interrupts
10.3
Hardware Interrupts
Special interrupts and peripheral function interrupts are available as hardware interrupts.
10.3.1
Special Interrupts
Special interrupts are non-maskable.
10.3.1.1
NMI Interrupt
The NMI interrupt occurs when a signal applied to the NMI pin switches from high level (“H”) to low level
(“L”). Refer to 10.8 NMI Interrupt for details.
10.3.1.2
Watchdog Timer Interrupt
The watchdog timer interrupt occurs when the watchdog timer counter underflows. Refer to 12. Watchdog
10.3.1.3
Oscillation Stop Detection Interrupt
The oscillation stop detection interrupt occurs when the MCU detects a loss of the main clock. Refer to 8. 10.3.1.4
Single-Step Interrupt
Do not use the single-step interrupt. This is for use with development support tool only.
10.3.1.5
Address Match Interrupt
When the AIERi bit in the AIER register is set to 1 (address match interrupt enabled), the address match
interrupt occurs immediately before executing an instruction that is stored at an address indicated by the
RMADi register (i = 0 to 7).
Set the start address of the instruction in the RMADi register. The address match interrupt does not occur if a
table data or any address other than the start address of the instruction, is set in the RMADi register. Refer to
10.3.1.6
DMACII Transfer Complete Interrupt
Transfer complete intetrrupt is generated by DMACII function.
10.3.2
Peripheral Function Interrupt
The peripheral function interrupt occurs when a request generated by the peripheral functions in the MCU is
acknowledged. The peripheral function interrupts and software interrupt numbers 8 to 54 and 57 for the INT
instruction use the same interrupt vector table. The peripheral function interrupt is maskable.
See Table 10.2 for the peripheral function interrupt sources. Refer to the descriptions of individual peripheral
function for details.