- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98071 > S82451KX (INTEL CORP) SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | S82451KX |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| 封裝： | QFP-144 |
| 文件頁數(shù)： | 39/180頁 |
| 文件大?。?/td> | 1094K |
| 代理商： | S82451KX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁
PRELIMINARY
125
A
82453KX/GX, 82452KX/GX, 82451KX/GX (MC)
NOTES:
1.
The MC does not generate deferred responses.
2.
The MC does not provide the ability to abort a transaction during the response phase.
3.
On the host bus, a Hard Failure Response is generated for failures in accessing a resource. Such a failure
could be a time-out after requesting a device that is not available. Note that data failures do not fall into a
hard failure class. The MC does not generate Hard Failure responses.
4.
All transactions in the MC are processed in “address” order with respect to when they are received on the
host bus. There is reordering of read-around-writes, but only when the address of the read is different
from the address of the write. If there is an address conflict, the transactions are processed in the order
they are received. (Note, responses to transactions still occur in the order in which they were received,
only the processing of the requests is reordered.)
5.
The MC does not respond to an SMI Acknowledge Transaction or Stop Clock Acknowledge Transaction,
even though they are encoded as memory type operations on the host bus.
AERR#. An AERR# on the host bus stops traffic in the memory controller. Reporting is done by the 82454 (PB).
BINIT#. A BINIT# on the Host bus resets the 450KX/GX host bus state machines. This allows for logging or
recovery from catastrophic bus errors. Note that during the last clock of a BINIT# pulse, ADS# may not be
asserted as this will start the host bus state machine prematurely.
3.3
DRAM Interface
In the following discussion the term
row refers to the set of memory devices that are simultaneously selected by
a RAS# signal. A row may be composed of two or more single-sided SIMMs, or one side (the same side) from
two or more double-sided SIMMs. An
interleave is 72-bits wide (64 data bits plus 8 bits of ECC) and requires
two 36 bit SIMMs. The term
page refers to the data within a row that is selected by a row address and is held
active in the device waiting for a column address to be asserted.
The MC interfaces the main memory DRAM to the host bus. For the 450KX, two basic DRAM configurations
are supported—2-way interleaved (or 2:1 interleaved), and non-interleaved (or 1:1 interleaved). In the 2-way
and non-interleaved configurations, a row is made up of 4 SIMM sides and 2 SIMM sides respectively. There
can be up to 1 Gbyte of DRAM for a 2-way interleaved configuration and 512 Mbytes of DRAM for a non-inter-
leaved configuration as shown in Table 22. The MC is fully configurable through the MC’s configuration
registers.
Configurations cannot be mixed. The MC does not support portions of the memory being 2-way interleaved and
other portions being non-interleaved. The system does, however, support a 2-way interleaved design in which
one interleave is populated (operates as a non-interleaved configuration). There is no restriction on which
interleave is populated (0 or 1) to form a non-interleaved configuration, as long as all rows are populated in the
same way.
For the 450GX, three basic DRAM configurations are supported—4-way interleaved (4:1 interleaved), 2-way
interleaved, and non-interleaved. In the 4-way interleaved configuration, a row is made up of 8 36-bit SIMM
sides. In the 2-way interleaved and non-interleaved configurations, a row is made up of 4 SIMM sides and 2
SIMM sides respectively. There can be up to 4 Gbytes of DRAM for a 4-way interleaved configuration,
2Gbytes for a 2-way interleaved configuration, and 1Gbyte for a non-interleaved configuration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| SB83296SA | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP100 |
| S83C196MH | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| S83C51FB-BB44 | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-5B44 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S82452KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Data Path Controller |
| S82453KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| S82454KX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| S8248P12NF | 功能描述:ANTENNA 824-896MHZ 8DBI N FML RoHS:是 類別:RF/IF 和 RFID >> RF 天線 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* |
| S82510 DIE | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。