
A
82453KX/GX, 82452GX/KX, 82451KX/GX (MC)
PRELIMINARY
91
Memory Controller (MC)
82453KX/GX DRAM Controller (DC)
82452KX/GX Memory Data Path (DP)
82451KX/GX Memory Interface Component (MIC)
s 1 GB Maximum Main Memory (450KX)
s 2-Way interleaved and Non-Interleaved
Memory Organizations (450KX)
s Supports Standard 32 or 36 bit SIMMs
s Supports 72 bit DIMMs
s 4 Mbit, 16 Mbit and 64 Mbit DRAM
s Power Management of Memory Array
s Recovers DRAM Memory Behind
Programmable Memory Gaps
s Available in 208-Pin QFP for the DC;
240-Pin QFP or 256-BGA for the DP; 144-
Pin QFP for the MIC
s On-Chip Digital PLL
s JTAG Boundary Scan Support
—
4 Gbytes Maximum Main Memory
(per 82453GX)
—
4-Way, 2-Way interleaved, and Non-
Interleaved Memory Organizations
(450GX)
—
Supports Two MCs (450GX) System
The MC consists of the 82453KX/GX DRAM Controller (DC), the 82452KX/GX Data Path (DP), and four
82451KX/GX Memory Interface Components (MIC). The combined MC uses one physical load on the Pentium
Pro processor bus. The memory configuration can be either non-interleaved (450KX/GX), 2-way interleaved
(450KX/GX), or 4-way interleaved (450GX only). Both single-sided and double-sided SIMMs are supported at
3.3 and 5 volts. DRAM technologies of 512kx8, 1Mx4, 2Mx8, 4Mx4, 8Mx8, and 16Mx4 at speeds of 50ns, 60ns,
70ns, and 80ns can be used. The maximum memory size is 4 Gbytes for the 4-way interleaved configuration
(450GX only), 1 Gbyte (2 Gbytes for the 450GX) for the 2-way interleaved configuration, and 512 Mbytes (1
Gbyte for the 450GX) for the non-interleaved configuration. The MC provides data integrity including ECC in the
memory array, and parity on the host bus control signals. The 450GX also provides ECC on the host data bus.
The MC is PC compatible. All ISA and EISA regions are decoded and shadowed based on programmable
configurations. Regions above 1 Mbyte with size 1 Mbyte or larger that are not mapped to memory may be
reclaimed. Three programmable memory gaps can be created. For the 450GX, two MCs can be used in a
system.
The Intel 450KX/GX PCIsets may contain design defects or errors known as errata. Current characterized
errata are available upon request.
s Supports Pentium Pro Processor
60 MHz and 66 MHz Bus Speeds
s Supports 64-Bit Data Bus and 36-Bit
Address Bus
s Parity Protection on Control Signals
s Dual-Processor Support (450KX)
s Eight Deep In-Order Queue
s Four Deep Outbound Request Queue
s Four Cache Line Read Buffer
s Four Cache Line Write Buffer
s GTL+ Bus Driver Technology
s Supports 3.3V and 5V SIMMs
s Read Access, Page Hit 8-1-1-1
(at 66 MHz, 60 ns DRAM)
s Read Access, Page Miss 11-1-1-1
(at 66 MHz, 60 ns DRAM)
s Read Access, Page Miss + Precharge
14-1-1-1 (at 66 MHz, 60 ns DRAM)
—
ECC on Data Bus (450GX)
—
Quad-Processor Support (450GX)
This document describes both the 82454KX and 82454GX PCIsets. Unshaded areas describe features
common to the 450KX and 450GX. Shaded areas, like this one, describe the 450GX operations that differ from
the 450KX.